# Video <br> Display <br> Processors <br> Programmer's Guide 

## Video Display Products

# Video Display Processors Programmer's Guide <br> ``` Texas Instruments <br> Smanmot, in froducts <br> P.O. B0X 

00906 <br> Dallas,Tcuas 753800006```
}

\section*{IMPORTANT NOTICE}

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

Texas Instruments assumes no responsibility for infringement of patents or rights of others based on Texas Instruments applications assistance or product specifications, since TI does not possess full access to data concerning the use or applications of customer's products. TI also assumes no responsibility for customer product designs.

Copyright © 1984, Texas Instruments Incorporated

\section*{CONTENTS}

TITLE
PAGE
1. INTRODUCTION ..... 1-1
1.1 General VDP Operation ..... 1-1
1.2 Reference Material ..... 1-2
2. FEATURES ..... 2-1
2.1 Display Planes ..... 2-1
2.2 Display Modes ..... 2-1
2.3 Available Colors ..... 2-3
3. COMMUNICATION BREAKDOWN ..... 3-1
3.1 CPU to VDP Interface ..... 3-2
3.2 Software Operations ..... 3-2
4. TALKING TO THE VDP ..... 4-1
4.1 Writing to the VDP Registers ..... 4-1
4.2 Reading the VDP Status Register ..... 4-1
4.3 Writing and Reading VRAM ..... 4-1
5. DESCRIPTION OF THE VDP REGISTERS ..... 5-1
5.1 VDP Write-Only Registers ..... 5-1
5.1.1 Register 0 (Contains Two VDP Control Bits) ..... 5-1
5.1.2 Register 1 (Contains Eight VDP Control Bits) ..... 5-1
5.1.3 Register 2 ..... 5-2
5.1.4 Register 3 ..... 5-3
5.1.5 Register 4 ..... 5-3
5.1.6 Register 5 ..... 5-4
5.1.7 Register 6 ..... 5-4
5.1.8 Register 7 ..... 5-5
5.2 Read-Only Status Register ..... 5-5
5.2.1 Interrupt Flag (F) ..... 5-5
5.2.2 Coincidence Flag (C) ..... 5-5
5.2.3 Fifth Sprite Flag (5S) and Number ..... 5-6
6. INITIALIZING THE VDP ..... 6-1
6.1 Choosing the Right Mode ..... 6-1
6.1.1 Graphics I Mode Initialization ..... 6-2
6.1.2 Graphics II Mode Initialization ..... 6-3
6.1.3 Multicolor Mode Initialization ..... 6-4
6.1.4 Text Mode Initialization. ..... 6-5
7. CREATING PATTERNS ..... 7-1
7.1 All Patterns Are Created Equal ..... 7-1
7.1.1 Defining Patterns for Text ..... 7-3
7.1.2 Defining Patterns for Sprites ..... 7-4
8. THE DIFFERENT DISPLAY MODES ..... 8-1
8.1 Graphics I Mode ..... 8-1
8.1.1 The Pattern Table ..... 8-1
8.1.2 The Name Table ..... 8-1
8.1.3 The Color Table ..... 8-2
8.2 Graphics II Mode ..... 8-3
8.3 The Pattern Table ..... 8-3
8.3.1 The Color Table ..... 8-4
8.4 The Name Table ..... 8-4
8.4.1 Graphics II Mode As a Bit-Mapped Display ..... 8-6
8.4.2 Playing Games with VRAM Addressing ..... 8-8
8.5 Text Mode ..... 8-9
8.5.1 The Name Table ..... 8-10
8.5.2 The Pattern Table ..... 8-11
8.6 Multicolor Mode. ..... 8-12
9. SPRITES ..... 9-1
9.1 The Sprite Pattern Table ..... 9-1
9.2 The Sprite Attribute Table ..... 9-2
9.2.1 Vertical Position. ..... 9-3
9.2.2 Horizontal Position ..... 9-4
9.2.3 Sprite Name ..... 9-4
9.2.4 Sprite Color and Early Clock Bit ..... 9-5
10. PROGRAMMING TIPS ..... 10-1
10.1 Horizontal and Vertical Scrolling ..... 10-1
10.2 Animating Sprites ..... 10-2
10.3 Sprite Coincidence ..... 10-6

\section*{APPENDICES}
A. REGISTER VRAM LOOKUP TABLES ..... A-1
B. CPU TO VDP ACCESS TIMES ..... B-1
C. PATTERN GRAPHICS ADDRESS LOCATION TABLES ..... C-1
D. IC PINOUTS FOR TMS9918A/28A/29A AND TMS9118/28/29 ..... D-1
E. DEMO ASSEMBLY LANGUAGE PROGRAMS ..... E-1
F. SPECIAL CHARACTER SET FOR GRAPHICS MODES ..... F-1
G. GRAPHICS WORKSHEET ..... G-1
LIST OF ILLUSTRATIONS
FGGURE PAGE
1-1 VDP Flow of Operation ..... 1-1
2-1 VDP Display Planes. ..... 2-2
3-1 CPU to VDP Interface. ..... 3-1
6-1 Register Initialization ..... 6-1
6-2 Graphic I Mode VRAM Memory Map ..... 6-2
6-3 Graphic Il Mode VRAM Memory Map ..... 6-3
6-4 Multicolor Mode VRAM Memory Map ..... 6-4
6-5 Text Mode VRAM Memory Map ..... 6-5
7-1 \(8 \times 8\) Pixel Pattern Grid ..... 7-1
7-2 Example \(8 \times 8\) Pixel Patterns ..... 7-1
7-3 Hexidecimal Conversion ..... 7-2
7-4 Pattern Table ..... \(7-3\)
7-5 6x8 Pixel Pattern Grid for Text Mode ..... 7-4
7-6 \(\quad 8 \times 8\) Sprite Grid and Sprite Table ..... 7-4
7-7 16x16 Sprite Grid ..... 7-5
7-8 Size 1 Sprite Pattern ..... 7-5
7-9 Size 1 Sprite Organization ..... 7-6
7-10 Sprite Pattern Table ..... 7-7
8-1 Graphics I Mode Name Table Mapping ..... 8-2
8-2 Graphics I Mode Mapping ..... 8-3
8-3 Pattern/Color Display Mapping ..... 8-4
8-4 Graphics II Mode Name Table Segmented Into Three Equal Blocks ..... 8-5
8-5 Graphics II Mode Mapping ..... 8-5
8-6 Graphics II Pattern Table Arranged for Bit-Mapped Graphics ..... 8-7
8-7 Text Mode Name Table Pattern Positions ..... 8-10
8-8 Pattern Graphics Name Table Mapping ..... 8-10
8-9 6x8 Pixel Pattern Grid for Text Mode ..... 8-11
8-10 Mapping of VRAM Into the Pattern Plane in Text Mode ..... 8-12
8-11 Mapping an 8x8 Pixel Multicolor Pattern ..... 8-13
8-12 Multicolor Mapping Scheme ..... 8-15
9-1 Sprite Attribute Table As Related to Sprite Planes ..... 9-2
9-2 Sprite Attribute Table Entry ..... 9-3
9-3 Vertical Sprite Positioning ..... 9-3
9-4 Horizontal Sprite Positioning ..... 9-4
9-5 Sprite Mapping ..... 9-6
10-1 Scrolling the Name Table ..... 10-1
10-2 Animated Walking Man ..... 10-2
10-3 Animated Planet ..... 10-2
10-4 Animated Planet with Overlay ..... 10-3
LIST OF TABLES
TABLE PAGE
2-1 VDP Color Assignments ..... 2-3
3-1 CPU to VDP Data Transfers ..... 3-3
4-1 Write to VDP Registers ..... 4-1
4-2 Read from Status Register ..... 4-1
4-3 Write to VRAM ..... 4-2
4-4 Read from VRAM ..... 4-2
6-1 Graphic I Mode Initialization ..... 6-2
6-2 Graphic II Mode Initialization ..... 6-3
6-3 Multicolor Mode Initialization ..... 6-7
6-4 Text Mode Initialization ..... 6-9
8-1 Graphics I Mode Color Table ..... 8-2
8-2 New Mode Initialization Values ..... 8-9
10-1 Animation Example Data ..... 10-4

\section*{1. INTRODUCTION}

This is the first in a series of publications concerned with programming Texas Instruments Video Display Processors. This programmer's guide will pay close attention to the fundamentals of initializing and creating a display with the TMS9118/28/29 VDPs. The book also covers their predecessors, the TMS9918A/28A/29A VDPs, and serves as a prerequisite to future publications on the next generation of Texas Instruments Advanced Video Display Processors. Device differences are noted for your convenience.

The programming approach in this publication is at the assembly language level. Most programming examples are very general for the sake of clarity. Actual working programs written in 8088, 6502, TMS 7000, and TMS9995 assembly languages are included in Appendix E.*

All necessary subjects about programming a VDP are covered in this programmer's guide. If a subject is not at first discussed thoroughly enough or if more information about a particular subject is desired, let the Table of Contents guide you to a more detailed discussion of that topic.

\subsection*{1.1 GENERAL VDP OPERATION}

The VDP fetches data from Video RAM (VRAM) and processes it into a serial stream of data used to control the beam of a CRT as it sweeps across the screen. The VDP performs this operation over and over again, much like a program executing in a loop. The VDP does, however, perform many more functions in this simulated loop (see Figure 1-1).


FIGURE 1-1 - VDP FLOW OF OPERATION

Much of the VDP's versatility stems from the fact that it is not restricted to fetching data from the same place in memory in the same sequence. The VDP has nine internal registers, eight of which contain option and control bits which may be programmed by the user. The ninth register is the Status Register and may be read by the user in order to determine certain things that are happening within the VDP. By programming information into the eight control registers, the VDP can be directed to fetch data from different VRAM locations in various sequences.

The VDP takes time out every few microseconds to see if the host CPU would like access to one of its internal registers or VRAM. If the VDP did not perform this function, it would not be possible to program the internal registers, read the status, or even load an artistic masterpiece into VRAM for display.

\footnotetext{
* 8088 is a registered trademark of the Intel Corporation, and 6502 is a registered trademark of MOS Technology.
}

\subsection*{1.2 REFERENCE MATERIAL}
1) TMS9918A/28A/29A Video Display Processors Data Manual (MP010A)
2) TMS9118/28/29 Video Display Processors Data Manual (SPPS002)
3) TMS9928/29 and TMS9128/29 Interface to Color Monitors Application Report (SPPA004)
4) TMS9118/TMS9128/TMS9129 Evaluation Module User's Guide (SPPU003)
5) Dual Video Display Processor Application Report (SPPA005)

\subsection*{2.1 DISPLAY PLANES}

The VDP displays an image on the screen that can best be thought of as a set of 35 display planes stacked on top of one another (see Figure 2-1). Looking at a monitor or television screen, we can visualize the highest priority plane as the closest to us and the lowest priority plane as the plane farthest away.

If patterns on different planes happen to be occupying the same spot on the screen, then the pattern on the highest priority plane will show through at that spot. For a particular pattern on a plane to show through, any pattern on higher priority planes directly in front of it must be set to the VDP color 'transparent'. See the TMS9118/28/29 Video Display Processors Data Manual (SPPSO02) for more details.

The 35 prioritized planes are shown in Figure 2-1, with each of the first 32 planes containing a single sprite. A sprite is a definable object whose position on the screen is relative to \(X, Y\) coordinates. The \(X, Y\) coordinates are composed of two bytes in VRAM. By changing the data in these two bytes, a sprite can be moved smoothly around the screen to an \(X, Y\) position of one pixel. Sprites are available in two sizes, either \(8 \times 8\) pixels or \(16 \times 16\) pixels. These sprites can also be magnified to \(16 \times 16\) or \(32 \times 32\) pixels.

Behind the 32 Sprite Planes is the Pattern Plane. This plane is used to display either graphics or text. The VDP can display patterns on this plane in one of four possible modes: Text, Graphics I, Graphics II, or Multicolor.

\subsection*{2.2 DISPLAY MODES}

Text Mode breaks the screen down into \(6 \times 8\) pixel blocks specifically designed for displaying text. In Graphics I Mode, the screen is broken up into 32 horizontal blocks by 24 vertical blocks. Each block in Graphics I Mode contains \(8 \times 8\) pixels, yielding a total screen resolution of \(256 \times 192\) pixels. In Graphics II Mode, the screen breakdown and resolution are the same as in Graphics I Mode, but more complicated color and pattern displays are possible. Multicolor Mode is a low-resolution display mode which divides the screen into 64 horizontal blocks by 48 vertical blocks. Each block in Multicolor Mode contains \(4 \times 4\) pixels and may be one of the sixteen colors available.

Behind the Pattern Plane is the Backdrop, which is larger in area than the other planes so that it forms a border around the other planes. The color of the Backdrop is defined by four bits in VDP Register 7.

The 35th and lowest priority plane is the External VDP Plane. If the output of a second VDP (slave) is detected by the main VDP (master), then all 35 planes generated by the second VDP will show through on this 35 th plane. For an entity on the 35 th plane to show through, all planes in front of the 35th plane must be transparent at that point.


FIGURE 2-1 - VDP DISPLAY PLANES

\subsection*{2.3 AVAILABLE COLORS}

The VDP can display 16 colors (including transparent) as shown in Table 2-1. The VDP can also display fifteen different gray levels on monochrome monitors.

TABLE 2-1 - VDP COLOR ASSIGNMENTS
\begin{tabular}{|c|l|l|l|}
\hline \begin{tabular}{c} 
COLOR NUMBER \\
(IN HEX)
\end{tabular} & ACTUAL COLOR & \begin{tabular}{c} 
COLOR NUMBER \\
(IN HEX)
\end{tabular} & ACTUAL COLOR \\
\hline 0 & Transparent & 8 & Medium Red \\
\hline 1 & Black & 9 & Light Red \\
\hline 2 & Medium Green & A & Dark Yellow \\
\hline 3 & Light Green & B & Light Yellow \\
\hline 4 & Dark Blue & Dark Green \\
\hline 5 & Light Blue & Magenta (Purple) \\
\hline 6 & Dark Red & E & Gray \\
\hline 7 & Cyan (Aqua Blue) & F & White \\
\hline
\end{tabular}

\section*{3. COMMUNICATION BREAKDOWN}

The circuit shown in Figure 3-1 is actually part of the Texas Instruments TMS91 18/28/29 Evaluation Module (available for demonstration at your local TI Field Sales Office). We will use this circuit to help describe how the CPU and VDP communicate. This circuit is a complete working system.


FIGURE 3-1 - CPU TO VDP INTERFACE

\subsection*{3.1 CPU TO VDP INTERFACE}

The CPU communicates with the VDP through an eight-bit bidirectional data bus, three control lines, and an interrupt line. The three control signals are \(\overline{\mathrm{CSR}}\) (chip select read), \(\overline{\mathrm{CSW}}\) (chip select write), and MODE. \(\overline{\operatorname{CSR}}\) and \(\overline{\mathrm{CSW}}\) determine whether the VDP gets information off the data bus or puts information onto it. If \(\overline{C S R}\) is active, the VDP will output information for the CPU onto the data bus. If \(\overline{\mathrm{CSW}}\) is active, the VDP will get information sent by the CPU off the data bus.

The MODE signal determines the VDP's source or destination for a data transfer. If the MODE signal is low, the VDP will do a VRAM operation. If the MODE signal is high, the VDP will do a VDP register operation.

One of the easiest ways to design the hardware interface is to set aside two addresses in the host CPU memory map for VDP communication. In the circuit shown in Figure 3-1, the two addresses set aside are Hex COOO and Hex C002. Performing a CPU operation at location Hex COOO will make the MODE signal low. Performing an operation at Hex C002 will make the MODE signal high. \(\overline{\text { CSR }}\) and \(\overline{\text { CSW }}\) are controlled by the CPU read/write logic. If a read operation is performed, \(\overline{\mathrm{CSR}}\) will be active (low), and if a write operation is performed, \(\overline{\mathrm{CSW}}\) will be active (low).

\section*{NOTE}

The addresses you will use in a particular VDP system will probably be different than Hex COOO and \(\mathrm{Hex} \mathrm{COO2}\), but the function will be the same.

In order to have the full capability of each VDP graphics mode, our VDP must have 16K bytes of VRAM available. This is also the most popular amount of VRAM found in VDP systems. VRAM is located in the VDP memory map from Hex 0000 to Hex 3FFF. As described earlier, VRAM can only be accessed through the VDP by reading or writing from memory locations Hex COOO and Hex COO2.

Another important note to make concerns the examples using address and data lines. Examples in this guide refer to the most significant data line bit (MSB) as DO and the least significant data line bit (LSB) as D7. This also holds true for the 14 bit address bus, with AO being the MSB and \(A 13\) being the LSB.

\subsection*{3.2 SOFTWARE OPERATIONS}

The CPU can be programmed to conduct one of four operations:
1) Write a byte of data to VRAM
2) Read a byte of data from VRAM
3) Write to one of the eight VDP internal registers, or set up the VRAM address by writing to the 14-bit Address Register
4) Read the VDP Status Register.

Each of these operations requires one or more data transfers to take place from the CPU to the VDP. The VDP determines which of these four data transfers is being performed by the state of the three control signals (CSR, CSW, and MODE) as shown in Table 3-1.

TABLE 3-1 - CPU TO VDP DATA TRANSFERS
\begin{tabular}{|l|c|c|c|c|}
\hline OPERATION & \(\overline{\mathbf{C S W}}\) & \(\overline{\text { CSR }}\) & MODE & PORT ADDRESS \\
\hline Write to VRAM & 0 & 1 & 0 & COOO \\
\hline Read from VRAM & 1 & 0 & 0 & CO00 \\
\hline Write to VDP register & 0 & 1 & 1 & COO2 \\
\hline Read VDP Status Register & 1 & 0 & 1 & C002 \\
\hline
\end{tabular}

\section*{NOTE}

Memory-mapped addresses >COOO and >COO2 are arbitrary addresses chosen for this guide.

\section*{4. TALKING TO THE VDP}

\subsection*{4.1 WRITING TO THE VDP REGISTERS}

The VDP has eight write-only registers and one read-only Status Register. The write-only registers contain information that controls the operation of the VDP, including the way VRAM is allocated. The Status Register contains interrupt and sprite information.

A VDP write-only register is loaded using two eight-bit data transfers from the CPU. The first byte written is the data, and the second byte is the register number and tells the VDP where to put the data just sent to it. The MSB of the second byte must be a 1 , the next four bits must be 0 s , and the lowest three bits are the actual register number (from 0 to 7 ). Table 4-1 shows the format for the eight write-only registers.

TABLE 4-1 - WRITE TO VDP REGISTERS
\begin{tabular}{|c|ccccccccc|c|c|c|}
\hline OPERATION & \begin{tabular}{c} 
MSB \\
0
\end{tabular} & 1 & 2 & 3 & 4 & 5 & 6 & \begin{tabular}{c} 
LSB \\
7
\end{tabular} & \(\overline{\text { CSR }}\) & \(\overline{\text { CSW }}\) & MODE \\
\hline \begin{tabular}{c} 
Data Write \\
(Byte 1)
\end{tabular} & D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 & 1 & 0 & 1 \\
\hline \begin{tabular}{c} 
Register Select \\
(Byte 2)
\end{tabular} & 1 & 0 & 0 & 0 & 0 & Rn & Rn & Rn & 1 & 0 & 1 \\
\hline
\end{tabular}

EXAMPLE 4-1.
Let's say we wish to initialize Register 0 (R0) with a value of Hex 00 . The first byte written to address Hex COO2 will be Hex 00, the second byte will be Hex 80 (remember from Table 4-1 that the MSB must be set to 1). If we had wanted to write Hex 00 to Register 7 (R7), then the second byte transferred would have been Hex 87 . If Hex 00 was to be written to Register 7 (R7), then the second byte transferred would be Hex 87.

\subsection*{4.2 READING THE VDP STATUS REGISTER}

The Status Register contents can be read with a single byte transfer, just by doing a read from address Hex COO2 (see Table 4-2).

TABLE 4-2 - READ FROM STATUS REGISTER
\begin{tabular}{|c|ccccccccc|c|c|c|}
\hline OPERATION & \begin{tabular}{c} 
MSB \\
\(\mathbf{0}\)
\end{tabular} & \(\mathbf{1}\) & \(\mathbf{2}\) & \(\mathbf{3}\) & \(\mathbf{4}\) & \(\mathbf{5}\) & \(\mathbf{6}\) & \(\mathbf{7 S B}\) & \(\overline{\mathrm{CSR}}\) & \(\overline{\mathrm{CSW}}\) & MODE \\
\hline \begin{tabular}{c} 
Data Read \\
(Byte 1)
\end{tabular} & D0 & D1 & D2 & D3 & D4 & D5 & D6 & D7 & 0 & 1 & 1 \\
\hline
\end{tabular}

\subsection*{4.3 WRITING AND READING VRAM}

The VDP is connected to VRAM via a 14-bit autoincrementing Address Register. Once the address to read from or write to is set up (two-byte data transfer), we can read or write a byte of data using a one-byte transfer. Continuing to read or write to the VDP causes the address to increment automatically. Therefore, reading or writing a sequential chunk of data can be performed very quickly. The MODE signal is high (MODE1) for the first two data transfers (address setup), and low (MODEO) for the third when actually reading from or writing to VRAM.

The following sequences illustrate the proper steps for writing to and reading from VRAM. Refer to Table 4-3 and Table 4-4 for details.

\section*{Write to VRAM}
1) Transfer lower eight bits of address to MODE HIGH.
2) Transfer upper eight bits of address to MODE HIGH. (The two MSBs must be set to 0 and 1, respectively.)
3) Write a byte to MODE LOW.
4) Write next byte.

TABLE 4-3 - WRITE TO VRAM
\begin{tabular}{|c|cccccccccc|c|c|c|}
\hline OPERATION & \begin{tabular}{c} 
MSB \\
\(\mathbf{0}\)
\end{tabular} & \(\mathbf{1}\) & \(\mathbf{2}\) & \(\mathbf{3}\) & \(\mathbf{4}\) & \(\mathbf{5}\) & \(\mathbf{6}\) & \(\mathbf{4 S B}\) & \(\overline{\mathrm{CSR}}\) & \(\overline{\mathrm{CSW}}\) & MODE \\
\hline \begin{tabular}{c} 
Setup Address \\
(Byte 1)
\end{tabular} & A6 & A7 & A8 & A9 & A10 & A11 & A12 & A13 & 1 & 0 & 1 \\
\hline \begin{tabular}{c} 
Setup Address \\
(Byte 2) \\
Write Data \\
(Byte 3)
\end{tabular} & 0 & 1 & A0 & A1 & A2 & A3 & A4 & A5 & 1 & 0 & 1 \\
\hline
\end{tabular}

\section*{Read from VRAM}
1) Transfer lower eight bits of address to MODE HIGH.
2) Transfer upper eight bits of address to MODE HIGH. (The two MSBs must be set to 0 .)
3) Read a byte from MODE LOW.
4) Read next byte.

TABLE 4-4 - READ FROM VRAM
\begin{tabular}{|c|ccccccccc|c|c|c|}
\hline OPERATION & \begin{tabular}{c} 
MSB \\
0
\end{tabular} & \(\mathbf{1}\) & \(\mathbf{2}\) & \(\mathbf{3}\) & \(\mathbf{4}\) & \(\mathbf{5}\) & \(\mathbf{6}\) & \(\mathbf{7 S B}\) & \(\overline{\text { CSR }}\) & \(\overline{\text { CSW }}\) & MODE \\
\hline \begin{tabular}{c} 
Setup Address \\
(Byte 1)
\end{tabular} & A6 & A7 & A8 & A9 & A10 & A11 & A12 & A13 & 1 & 0 & 1 \\
\hline \begin{tabular}{c} 
Setup Address \\
(Byte 2) \\
Read Data \\
(Byte 3)
\end{tabular} & 0 & 0 & A0 & A1 & A2 & A3 & A4 & A5 & 1 & 0 & 1 \\
\hline
\end{tabular}

\section*{EXAMPLE 4-2.}

\section*{Write To VRAM}

Suppose we wish to write Hex 00 to VRAM location Hex 20AO. The first byte transferred to address Hex COO2 would be the lower address byte or Hex AO. The second byte transferred to address Hex COO 2 is the upper eight address bits with the two MSBs set to 0 and 1 , respectively. Therefore, Hex 60 would be sent as the second byte instead of Hex 20. Now that the address is set up, a byte of data can be written to Hex 20AO by a doing a write to address Hex C000.

\section*{EXAMPLE 4-3.}

\section*{Read From VRAM}

Suppose we wish to read the byte of VRAM located at Hex 20A0. The first byte transferred to address Hex COO 2 would be the lower address byte or Hex AO . The second byte transferred to address Hex COO 2 is the upper eight address bits or Hex 20. The address is now set up, and location Hex 20AO can be read by doing a read from address Hex COOO.

\section*{5. DESCRIPTION OF THE VDP REGISTERS}

\subsection*{5.1 VDP WRITE-ONLY REGISTERS}

The eight VDP registers are described in the following paragraphs. Registers 0 and 1 contain bits to enable or disable various features and modes. Registers 2 through 6 contain values that specify the starting locations of various tables in VRAM. These VRAM tables are used to generate displays on the Pattern Plane and Sprite Planes. Register 7 contains the color of text (if in Text Mode) and contains the Backdrop color for all modes.

In some of the registers not all eight bits are used. To insure software compatibility with the next generation Advanced Video Display Processor, the unused bits must be set to Os.

\section*{NOTE}

Bit 0 is the MSB, and Bit 7 is the LSB.

\subsection*{5.1.1 Register 0 (Contains Two VDP Control Bits)}

REGISTER 0


Bit 6 = M3 (Pattern Mode Bit 3)
This is one of three bits that, when set, determine the display mode the VDP is in. The other two mode bits are located in Register 1.
\begin{tabular}{|c|c|c|c|}
\hline M1 & M2 & M3 & Display Mode \\
\hline 0 & 0 & 0 & Graphics I Mode \\
\hline 0 & 0 & 1 & Graphics II Mode \\
\hline 0 & 1 & 0 & Multicolor Mode \\
\hline 1 & 0 & 0 & Text Mode \\
\hline
\end{tabular}

Bit 7 = External VDP Plane Enable/Disable
O-Disables External VDP Plane
1-Enables External VDP Plane

\subsection*{5.1.2 Register 1 (Contains Eight VDP Control Bits)} REGISTER 1
\begin{tabular}{l} 
LSB \\
D0 \\
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline MSB \\
\hline 4/16 \\
K
\end{tabular} \\
\begin{tabular}{c} 
BLK. \\
SCRN
\end{tabular} \\
\hline
\end{tabular}

0 -Selects 4 K bytes of VRAM
1 -Selects 16 K bytes of VRAM.

\section*{NOTE}

This bit is used only on the TMS9918A/28A/29A. When using TMS9118/28/ 29 this bit is a "Don't Care" and can be set to either state. The TMS9118/28/ 29 Family assumes 16K of VRAM is present.

Bit 1 = Display Blank Enable/Disable
O-Causes the active display area to blank
1-Enables the active display
Blanking causes the Sprite and Pattern Planes to blank but still allows the Backdrop color to show through. Blanking the display does not destroy any tables in VRAM.
Bit \(2=I E\) (Interrupt Enable)
O-Disables VDP interrupt
1-Enables VDP interrupt
If the VDP interrupt is connected in hardware and enabled by this bit, it will occur at the end of the active screen display area, just before vertical retrace starts. Exceptionally smooth, clean pattern drawing and sprite movement can be achieved by writing to the VDP during the period this interrupt is active.

Bit 3,4 = M1, M2 (Pattern Mode Bits 1 and 2)
Refer to Bit 6 of Register 0 for a description of these bits.
Bit 5 = Reserved Bit (must be set to 0 )
Bit \(6=\) Sprite Size Select
\(0-\) Selects Size 0 sprites ( \(8 \times 8\) pixels)
1-Selects Size 1 sprites ( \(16 \times 16\) pixels)

\section*{Bit 7 = Sprite Magnify Option}

0 -Selects no magnification
1-Selects a magnification of 1 , thus \(8 \times 8\) sprites become \(16 \times 16\) and \(16 \times 16\) sprites become \(32 \times 32\).

\subsection*{5.1.3 Register 2}


Register 2 tells the VDP where the starting address of the Name Table is located in VRAM. The range of its contents is from \(0-F\). The contents of the register form the upper four bits of the 14 -bit VDP address, therefore making the location of the Name Table in VRAM equal to (Register 2) * 400 (Hex).

\subsection*{5.1.4 Register 3}


Register 3 tells the VDP where the starting address of the Color Table is located in VRAM. The range of its contents is from O-FF. The contents of the register form the upper eight bits of the 14-bit VDP address, therefore making the location of the Color Table in VRAM equal to (Register 3) * 40 (Hex).

\section*{NOTE}

Register 3 functions differently when the VDP is in Graphics II Mode. In this mode the Color Table can only be located in one of two places in VRAM, either Hex 0000 or Hex 2000. If Hex 0000 is where you wish the Color Table to be located, then the MSB in Register 3 has to be a O. If Hex 2000 is the location choice for your Color Table, then the MSB in Register 3 must be a 1. In either case, all the LSBs in Register 3 must be set to 1s. Therefore, in Graphics II Mode the only two values that work correctly in Register 3 are Hex 7F and Hex FF.

\subsection*{5.1.5 Register 4}


Register 4 tells the VDP where the starting address of the Pattern Table is located in VRAM. The range of its contents is from 0-7. The contents of the register form the upper three bits of the 14 bit VDP address, therefore making the location of the Pattern Table in VRAM equal to (Register 4) * 800 (Hex).

\section*{NOTE}

Register 4 functions differently when the VDP is in Graphics II Mode. In this mode the Pattern Table can only be located in one of two places in VRAM, either Hex 0000 or Hex 2000. If Hex 0000 is where you wish the Pattern Table to be located, then the MSB in Register 4 has to be a 0. If Hex 2000 is the location choice for your Pattern Generator Table, then the MSB in Register 4 must be a 1. In either case, all the LSBs in Register 4 must be set to 1 s . Therefore, in Graphics II Mode the only two values that work correctly in Register 4 are Hex 03 and Hex 07.

\subsection*{5.1.6 Register 5}


Register 5 tells the VDP where the starting address of the Sprite Attribute Table is located in VRAM. The range of its contents is from 0-7F. The contents of the register form the upper seven bits of the 14 bit VDP address, therefore making the location of the Sprite Attribute Table in VRAM equal to (Register 5) * 80 (Hex).

\subsection*{5.1.7 Register 6}


Register 6 tells the VDP where the starting address of the Sprite Pattern Table is located in VRAM. The range of its contents is from 0-7. The contents of the register form the upper three bits of the 14 bit VDP address, therefore making the location of the Sprite Pattern Table in VRAM equal to (Register 6) * 800 (Hex).


The upper four bits of Register 7 contain the color of bits on in Text Mode. The lower four bits contain the color of bits off in Text Mode and the Backdrop color in all modes.

\subsection*{5.2 READ-ONLY STATUS REGISTER}
```

                                    STATUS REGISTER
    ```


The VDP Status Register contains the Interrupt Flag, Coincidence Flag, Fifth Sprite Flag, and the Fifth Sprite Number (if one exists). Each of these is explained in the following paragraphs.

\subsection*{5.2.1 Interrupt Flag (F)}

The F flag in the Status Register is set equal to 1 at the end of the raster scan of the last line of the active display, just before the Backdrop color at the bottom of the screen begins. It is reset to a 0 after the Status Register is read or whenever the VDP is externally reset (hardware reset). If the Interrupt Enable bit located in VDP Register 1 is active (1), then the VDP interrupt output line (INT) will be active ( 0 ) whenever the \(F\) status flag is 1 .

\section*{NOTE}

The Status Register needs to be read frame-by-frame in order to clear the interrupt and receive the new interrupt for the next frame.

\subsection*{5.2.2 Coincidence Flag (C)}

The \(C\) status flag will be set to a 1 if two or more sprites coincide. Coincidence occurs if any two sprites on the screen have at least one overlapping pixel. Sprites set to the VDP color transparent, as well as those partially or completely off the screen, are considered. Sprites beyond the Attribute Table terminator of Hex DO are not considered. The C flag is cleared whenever the VDP Status Register is read or the VDP is externally reset.

\subsection*{5.2.3 Fifth Sprite Flag (5S) and Number}

The Fifth Sprite Flag is set to a 1 whenever there are five or more sprites active on a horizontal line. The Fifth Sprite Flag is cleared to a 0 after the Status Register is read or whenever the VDP is externally reset. The number of the lowest priority sprite on the horizontal line is loaded into the lower five bits of the Status Register whenever the Fifth Sprite Flag is set and is valid whenever the Fifth Sprite Flag is a 1. The setting of the Fifth Sprite Flag will not generate an interrupt.

\section*{6. INITIALIZING THE VDP}

After powerup of our VDP system, the first thing to be done is register initialization. In order to do this we need to know a few things, such as which pattern display mode to use and where in VRAM we are going to place the tables required. Figure 6-1 shows a procedure for initializing all eight VDP registers. The next section is a brief description of the popular uses for each mode.


FIGURE 6-1 - REGISTER INITIALIZATION

\subsection*{6.1 CHOOSING THE RIGHT MODE}

Most applications displaying text use either Text or Graphics I Mode. Video games needing a high-resolution display normally use Graphics I or Graphics II Mode. Graphics I Mode is a bit more popular for games because a colorful, detailed, high-resolution picture can be generated using very little data. Graphics II Mode is used when a high-resolution picture needs extremely fine detail and color or when you wish to organize memory in a bit-map arrangement for calculating pixels, lines, circles, etc. The Graphics II Mode bit-map arrangement is also very popular for personal computer business graphics. Multicolor Mode is popular for games requiring only a low-resolution display. Sprites are available in all modes except Text and are primarily used for objects that move and change shape (animation).

Detailed descriptions of Graphics I, Graphics II, Text, and Multicolor Mode appear in Section 8. Refer to these sections to decide which display mode is best suited to your particular application.

Some typical table values used to initialize the registers in each graphic mode are shown and described in the following figures. The resulting VRAM 'Memory Map is shown after the table values. Actual assembly language programs written for various CPUs and using the following register initialization values are included in Appendix \(E\).

The typical register initialization values are given here only as one example. Those of you preferring a different VRAM memory map can either calculate the values as described in Section 5 or refer to the Register Address Look-Up Tables provided in Appendix A.

\subsection*{6.1.1 Graphics I Mode Initialization}

TABLE 6-1 - GRAPHIC I MODE INITIALIZATION
\begin{tabular}{|c|c|c|l|}
\hline REGISTER & MSB LSB & HEX & \multicolumn{1}{c|}{ DESCRIPTION } \\
\hline REG 0 & 00000000 & 00 & Graphics I Mode,No External Video \\
\hline REG 1 & 11000000 & C0 & 16 K, Enable Display,Disable Int., 8x8 Sprites,Mag.Off \\
\hline REG 2 & 00000101 & 05 & Address of Name Table in VRAM \(=\) Hex 1400 \\
\hline REG 3 & 10000000 & 80 & Address of Color Table in VRAM \(=\) Hex 2000 \\
\hline REG 4 & 00000001 & 01 & Address of Pattern Table in VRAM \(=\) Hex 0800 \\
\hline REG 5 & 00100000 & 20 & Address of Sprite Attribute Table in VRAM \(=\) Hex 1000 \\
\hline REG 6 & 00000000 & 00 & Address of Sprite Pattern Table in VRAM \(=\) Hex 0000 \\
\hline REG 7 & 00000001 & 01 & Backdrop Color = Black \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline SPRITE PATTERNS & \multirow{2}{*}{0800} \\
\hline PATTERN TABLE & \\
\hline SPRITE ATTRIBUTES & 1000 \\
\hline UNUSED & \[
\begin{aligned}
& 1080 \\
& 1400
\end{aligned}
\] \\
\hline NAME TABLE & \multirow[b]{2}{*}{\[
\begin{aligned}
& 1800 \\
& 2000
\end{aligned}
\]} \\
\hline UNUSED & \\
\hline COLOR TABLE & \multirow{2}{*}{2020} \\
\hline UNUSED & \\
\hline & 3FFF \\
\hline
\end{tabular}

FIGURE 6-2 - GRAPHIC I MODE VRAM MEMORY MAP

\subsection*{6.1.2 Graphics II Mode Initialization}

TABLE 6-2 - GRAPHIC II MODE INITIALIZATION
\begin{tabular}{|c|c|c|l|}
\hline REGISTER & MSB LSB & HEX & \multicolumn{1}{c|}{ DESCRIPTION } \\
\hline REG 0 & 00000010 & 02 & Graphics II Mode,No External Video \\
\hline REG 1 & 11000010 & C2 & 16 K,Enable Disp., Disable Int., 16x16 Sprites, Mag.Off \\
\hline REG 2 & 00001110 & OE & Address of Name Table in VRAM = Hex 3800 \\
\hline REG 3 & 11111111 & FF & Address of Color Table in VRAM = Hex 2000 \\
\hline REG 4 & 00000011 & 03 & Address of Pattern Table in VRAM \(=\) Hex 0000 \\
\hline REG 5 & 01110110 & 76 & Address of Sprite Attribute Table in VRAM = Hex 3B00 \\
\hline REG 6 & 00000011 & 03 & Address of Sprite Pattern Table in VRAM = Hex 1800 \\
\hline REG 7 & 00001111 & OF & Backdrop Color = White \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline PATTERN TABLE & \multirow{2}{*}{1800} \\
\hline SPRITE PATTERNS & \\
\hline COLOR TABLE & 2000 \\
\hline NAME TABLE & 3800 \\
\hline SPRITE ATTRIBUTES & \[
\begin{aligned}
& 3 \mathrm{BOO} \\
& 3 \mathrm{COO}
\end{aligned}
\] \\
\hline UNUSED & 3FFF \\
\hline
\end{tabular}

FIGURE 6-3 - GRAPHIC II MODE VRAM MEMORY MAP

\subsection*{6.1.3 Multicolor Mode Initialization}

TABLE 6-3 - MULTICOLOR MODE INITIALIZATION
\begin{tabular}{|c|c|c|l|}
\hline REGISTER & MSB LSB & HEX & \multicolumn{1}{|c|}{ DESCRIPTION } \\
\hline REG 0 & 00000000 & 00 & Multicolor Mode,No External Video \\
\hline REG 1 & 11001011 & CB & 16 K,Enable Display,Disable Int., 16 \(\times 16\) Sprites, Mag.On \\
\hline REG 2 & 00000101 & 05 & Address of Name Table in VRAM \(=\) Hex 1400 \\
\hline REG 3 & XXXXXXXX & XX & Color Table not used. All bits are don't cares. \\
\hline REG 4 & 00000001 & 01 & Address of Pattern Table in VRAM = Hex 0800 \\
\hline REG 5 & 00100000 & 20 & Address of Sprite Attribute Table in VRAM \(=\) Hex 1000 \\
\hline REG 6 & 00000000 & 00 & Address of Sprite Pattern Table in VRAM \(=\) Hex 0000 \\
\hline REG 7 & 00000001 & 04 & Backdrop Color = Dark Blue \\
\hline
\end{tabular}
\begin{tabular}{|c|c}
\hline SPRITE PATTERN & 0000 \\
& 0800 \\
PATTERN TABLE & \\
& 10000 \\
\hline SPRITE ATTRIBUTES & 1080 \\
\hline UNUSED & 1400 \\
\hline UNAME TABLE & 1700 \\
\hline & \\
\hline
\end{tabular}

FIGURE 6-4 - MULTICOLOR MODE VRAM MEMORY MAP

\subsection*{6.1.4 Text Mode Initialization}

TABLE 6-4 - TEXT MODE INITIALIZATION
\begin{tabular}{|c|c|c|c|}
\hline REGISTER & MSB LSB & HEX & DESCRIPTION \\
\hline REG 0 & 00000000 & 00 & Text Mode,No External Video \\
\hline REG 1 & 11010000 & D0 & 16 K, Enable Disp.,Disable Int. \\
\hline REG 2 & 00000010 & 02 & Address of Name Table in VRAM = Hex 0800 \\
\hline REG 3 & XXXXXXXX & XX & Color Table not used. Color is defined in Reg.7 \\
\hline REG 4 & 00000000 & 00 & Address of Pattern Table in VRAM = Hex 0000 \\
\hline REG 5 & XXXXXXXX & 20 & \\
\hline REG 6 & XXXXXXXX & 00 & \\
\hline REG 7 & 11110101 & F5 & White Text on Light Blue Background \\
\hline
\end{tabular}


FIGURE 6-5 - TEXT MODE VRAM MEMORY MAP

\section*{7. CREATING PATTERNS}

\subsection*{7.1 ALL PATTERNS ARE CREATED EQUAL}

If you can create \(8 \times 8\) pixel patterns you can create fonts for Graphics I Mode, Graphics II Mode, Text Mode, and sprites. In the following pages we will define some patterns and show how they should be entered into VRAM in order to produce a display.
1) Figure \(7-1\) is a sample grid which will be used to create \(8 \times 8\) pixel patterns. Each small square within the grid represents one pixel on the screen.


FIGURE 7-1 - 8X8 PIXEL PATTERN GRID
2) Fill in the squares within the grid to create your text, graphic, or sprite pattern. Examples of the letter " \(A\) ", an arrow, and a star are shown in Figure 7-2.


FIGURE 7-2 - EXAMPLE \(8 \times 8\) PIXEL PATTERNS

\section*{NOTE}

If you are defining patterns to be used in Text Mode (40 patterns per line), the patterns should be left justified within a \(6 \times 8\) pixel block like the letter " \(A\) " shown in Figure 7-2. Refer to Section 8.5 for a further description.
3) Now comes the task of converting the pattern to numbers. First assign 1 s to the filled in squares and Os to the blanks. Then convert the 1 s and 0 s to their hexadecimal equivalents as shown in Figure 7-3.





FIGURE 7-3 - HEXIDECIMAL CONVERSION
4) Now place the 8 bytes that define the pattern into the Pattern Table. Assume that the location of the Pattern Table in VRAM is defined to be Hex 800, and the arrow is to be named pattern number 00. Next place the eight bytes into the table as shown in Figure 7-4.


FIGURE 7-4 - PATTERN TABLE

\subsection*{7.1.1 Defining Patterns for Text}

When using text in your application, it is often convenient to place the eight bytes defining your text character in its actual ASCII number location. This will simplify writing text to the screen. Writing the ASCII value directly to the Name Table causes the appropriate character to appear on the screen. As shown in Example 7-1, a space character is contained in Pattern Table position Hex 20, and the letter " \(A\) " is contained in Pattern Table position Hex 41.
```

ASCII Space = Hex 20
? = Hex 3F
A = Hex41
B = Hex 42
C = Hex 43
Etc.

```

\section*{NOTE}

When defining patterns for Text Mode, the pattern must be defined within a \(6 \times 8\) pixel grid as shown in Figure 7-5. The two LSBs are unused and therefore not displayed by the VDP.


FIGURE 7-5 - \(6 \times 8\) PIXEL PATTERN GRID FOR TEXT MODE

\subsection*{7.1.2 Defining Patterns for Sprites}
1) To use Size 0 sprites ( \(8 \times 8\) pixels), the patterns are defined exactly like the arrow and the star shape done earlier with one change. Instead of entering the code in the Pattern Table, it is now entered into the Sprite Pattern Table. Figure 7-6 shows a sprite grid and the Sprite Generator Table for an \(8 \times 8\) pixel sprite pattern.


FIGURE 7-6 - 8X8 SPRITE GRID AND SPRITE TABLE
2) If you are going to use Size 1 sprites ( \(16 \times 16\) pixels), then the patterns are still defined as \(8 \times 8\) pixel patterns. It takes four \(8 \times 8\) pixel patterns to form a \(16 \times 16\) pixel grid as shown in Figure 7-7.


FIGURE 7-7 - 16X16 SPRITE GRID
3) Fill in the squares to create your Size 1 sprite pattern. An example is shown in Figure 7-8.


FIGURE 7-8 - SIZE 1 SPRITE PATTERN
4) Next encode the sprite pattern. This is done by splitting the sprite into four sections as shown in Figure 7-9. The four \(8 \times 8\) pixel patterns should be encoded in the following order.
Pattern 1 = upper left
Pattern 2 = lower left
Pattern 3 = Upper right
Pattern 4 = Lower right


FIGURE 7-9 - SIZE 1 SPRITE ORGANIZATION
5) Place the 32 bytes of information in the Sprite Pattern Table, assuming that the table in VRAM is located at Hex 0000. Figure 7-10 shows how the Sprite Generator Table looks for our \(16 \times 16\) pixel sprite.


FIGURE 7-10 - SPRITE PATTERN TABLE

\section*{8. THE DIFFERENT DISPLAY MODES}

\subsection*{8.1 GRAPHICS I MODE}

The VDP is in Graphics I Mode when all three mode bits (M1,M2,M3) located in VDP Registers 0 and 1 are set to zero. When in this mode, the Pattern Plane has a resolution of 256 horizontal pixels by 192 vertical pixels. The screen is broken up into blocks each containing an \(8 \times 8\) pixel pattern. There are 32 of these blocks horizontally and 24 of them vertically. Figure 8-1 shows the position of these 768 blocks on the screen.


FIGURE 8-1 - GRAPHICS I MODE NAME TABLE MAPPING
Three tables are required in VRAM in order to create a Graphics I Mode picture, these are the Name Table, Pattern Table, and the Color Table. If every possible bit of color and pattern detail is defined, a Graphics I Mode picture would take up 2848 (Hex B2O) bytes.

\subsection*{8.1.1 The Pattern Table}

The Pattern Table contains a library of user defined patterns that can be displayed in any of the 768 screen positions. It is 2048 bytes long and is arranged as 256 eight byte patterns. Each one of these eight byte patterns defines an \(8 \times 8\) pixel area. All of the 1 s within a pattern designate one color (let's call this color 1), while all of the 0 s designate another color (color 0 ).

A unique feature of Graphics I Mode, as opposed to bit-mapped graphics, is the fact that once an \(8 \times 8\) pixel pattern has been defined and stored in the Pattern Table, it can be used multiple times on the screen without being redefined.

\section*{EXAMPLE 8-1.}

If only the first eight byte pattern in the Pattern Table was defined (Pattern 0), you could place this pattern in every single one of the 768 screen positions by writing Hex 00 to every byte of the 768 byte Name Table.

\subsection*{8.1.2 The Name Table}

As illustrated in Figure 8-1, there are 768 screen locations. Each of these locations is represented by one byte of memory located in the Name Table. The first byte of the Name Table specifies which pattern will be located in the upper left hand corner of the screen. The last
byte in the Name Table specifies the pattern for the lower right hand screen corner. Each byte entry in the Name Table can designate one of 256 (Hex FF) patterns. The location of the 768 byte Name Table in VRAM is defined by the base address located in VDP Register 2.

\subsection*{8.1.3 The Color Table}

The Color Table for a Graphics I Mode picture is 32 bytes long. Its location in VRAM is determined by the eight-bit Color Table base address in VDP Register 3.

The color of the 1 s and 0 s within a pattern is defined by the Color Table. Each byte entry in the Color Table defines two colors. The upper nibble (four bits) defines the color of the 1 s , and the lower nibble defines the color of the 0 s. Since we can create 256 unique \(8 \times 8\) pixel patterns but can only have 32 Color Table entries, each entry in the Color Table must define the color for more than one pattern. In fact, the first byte in the Color Table defines the color for the first eight patterns. Likewise, the second byte in the Color Table defines the color for the next eight patterns defined.

Table 8-1 illustrates the Graphics I Mode Color Table.
Figure 8-2 illustrates how the Pattern Table, Name Table, and Color Table are mapped to the screen.

TABLE 8-1 - GRAPHICS I MODE COLOR TABLE
\begin{tabular}{|c|c|c|c|}
\hline BYTE NO. & PATTERN NO. & BYTE NO. & PATTERN NO. \\
\hline 0 & \(0 . .7\) & 16 & \(128 . .135\) \\
1 & \(8 . .15\) & 17 & \(136 . .143\) \\
2 & \(16 . .23\) & 18 & \(144 . .151\) \\
3 & \(24 . .31\) & 19 & \(152 . .159\) \\
4 & \(32 . .39\) & 20 & \(160 . .167\) \\
5 & \(40 . .47\) & 21 & \(168 . .175\) \\
6 & \(48 . .55\) & 22 & \(176 . .183\) \\
7 & \(56 . .63\) & 23 & \(184 . .191\) \\
8 & \(64 . .71\) & 24 & \(192 . .199\) \\
9 & \(72 . .79\) & 25 & \(200 . .207\) \\
10 & \(80 . .87\) & 26 & 208.215 \\
11 & \(88 . .95\) & 27 & \(216 . .223\) \\
12 & \(96 . .103\) & 28 & \(224 . .231\) \\
13 & \(104 . .111\) & 29 & \(232 . .239\) \\
14 & \(112 . .119\) & 30 & \(240 . .247\) \\
15 & \(120 . .127\) & 31 & \(248 . .255\) \\
\hline
\end{tabular}


FIGURE 8-2 - GRAPHICS I MODE MAPPING

\subsection*{8.2 GRAPHICS II MODE}

Graphics II Mode is similar to Graphics I Mode in the way the screen is organized. The resolution is still 256 horizontal pixels by 192 vertical pixels. Three tables are still required in VRAM in order to generate a display, these being the Name Table, Color Table, and Pattern Table. The Name Table is still 768 bytes long, but the length of the Color and Pattern Tables has been extended. Instead of having to choose from a library of \(2568 \times 8\) pixel patterns for display in the 768 screen locations (which means patterns have to be reused) you can define \(7688 \times 8\) pixel patterns in Graphics II Mode. This allows a unique pattern to be created for every possible screen location. Instead of one byte of color information for every eight patterns, there are now eight bytes of color information per pattern, thereby making the Pattern Table and the Color Table in Graphics II Mode the same length.

Since there are eight bytes of color information per pattern, two unique colors can be specified for each line of an \(8 \times 8\) pixel pattern. This allows up to 16 colors within a pattern.

\subsection*{8.3 THE PATTERN TABLE}

The Pattern Table is 6144 (Hex 1800) bytes long, assuming all patterns are defined, and is best thought of as three equal blocks of 2048 bytes of pattern information. Each of the three 2048 byte blocks is divided into \(2568 \times 8\) pixel pattern definitions. The first 256 patterns can only be displayed on the upper third of the screen. The second 256 patterns can only be displayed on the middle section of the screen, and the last 256 patterns can only be displayed on the lower third of the screen.

\subsection*{8.3.1 The Color Table}

The Color Table is 6144 (Hex 1800) bytes long, assuming all colors are defined, and is segmented into three 2048 byte blocks exactly like the Pattern Table. Each 2048 byte block is divided into 256 color definitions, each being eight bytes long. The first 256 color definitions correspond directly to the first 256 patterns defined. Likewise, the second 256 color definitions correspond to the second 256 patterns, and the third 256 color definitions correspond to the last 256 patterns defined.

It takes eight bytes to define a pattern shape and eight bytes to define what color that pattern will be. Each byte in a color definition defines the color of the bits that are on or off for the corresponding line of the pattern. The upper four bits define the color of the bits on, the lower four bits define the color of the bits off in a line of the pattern. An example of how color is mapped to a pattern is shown in Figure 8-3.


PATTERN GENERATOR
TABLE ENTRY
\begin{tabular}{|l|l|l|}
\hline 0 & \multicolumn{2}{c}{3} \\
\hline 1 (BLACK) & B (LT. YELLOW) & \multirow{2}{*}{0 ROW } \\
\hline 7 (CYAN) & B (LT. YELLOW) & 1 \\
\hline C (GREEN) & B (LT. YELLOW) & 2 \\
\hline E (GRAY) & B (LT. YELLOW) & 3 \\
\hline 8 (MED. RED) & B (LT. YELLOW) & 4 \\
\hline 5 (LT. BLUE) & B (LT. YELLOW) & 5 \\
\hline 6 (DK. RED) & B (LT. YELLOW) & 6 \\
\hline D (MAGENTA) & B (LT. YELLOW) & 7 \\
\hline
\end{tabular}

\section*{PATTERN COLOR}

TABLE ENTRY

FIGURE 8-3 - PATTERN/COLOR DISPLAY MAPPING

\subsection*{8.4 THE NAME TABLE}

As in Graphics I Mode, the Name Table of Graphics II Mode contains 768 entries which correspond to each of the 768 pattern positions on the display screen. Because each Name Table entry is only one byte long, it can only specify one of 256 patterns (Hex FF). In order to be able to specify a unique pattern for each of the 768 pattern positions, the screen is broken up into three sections as shown in Figure 8-4. Each of the screen sections is 256 bytes long, and since a byte can specify 256 different values, a unique pattern can be specified for each screen location. An example of Graphics II Mode mapping is shown in Figure 8-5.
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 000 & & & & & \\
\hline & & & \\
\hline
\end{tabular}

FIGURE 8-4 - GRAPHICS II MODE NAME TABLE SEGMENTED INTO THREE EQUAL BLOCKS


FIGURE 8-5 - GRAPHICS II MODE MAPPING

\subsection*{8.4.1 Graphics II Mode As a Bit-Mapped Display}

A neat feature of Graphics II Mode is that it can be arranged by the programmer to act as a bitmapped display. This is extremely useful when your application allows the use of an algorithm to calculate the position of pixels on the screen instead of hand drawing them (coding each pixel at a time). Using Graphics II Mode as a bit-map lets you address every pixel on the screen individually for plotting points, drawing lines, circles, etc. The only drawback to this arrangement is that even though the Pattern Plane is completely bit-mapped, the color assignments are not. Since a unique color cannot be specified for each pixel on the screen, one of two things can be done; use more than two colors (but be careful where you plot them on the screen) or use only two colors (pixels on could be one color, pixels off another) and not worry about where you plot.

The way to arrange Graphics II Mode as a bit-map is to write a different value to each of the 768 Name Table entries. This means that the VDP will map a unique Pattern Table entry to each screen position. By writing to a byte within an eight byte Pattern Table entry, any pixel on the screen can be turned on or off.

The simplest way to illustrate this point is to write the same value to each of the Color Table entries. A color value of Hex 4F written to all Color Table locations makes for nice blue pixels on a white background (pixels on will be blue, and pixels off will be white).

As stated earlier, to specify a bit-map a unique pattern is defined for each entry in the Name Table. An organized way to do this is to write Hex 00 to the first Name Table entry, Hex 01 to the second, Hex 02 to the third, and so forth. After reaching Hex FF the process is repeated twice more so that a dump of the 768 byte Name Table would render the values \(0-F F, 0-F F\), O-FF.

At this point we can forget about the Name Table and the Color Table and concentrate on the Pattern Table. Each bit within a Pattern Table byte entry now represents a unique pixel on the screen. Figure \(8-6\) illustrates how the Pattern table is currently mapped to the screen. This figure assumes that the location of the Pattern Table in VRAM starts at Hex 0000.


FIGURE 8-6 - GRAPHICS II PATTERN TABLE ARRANGED FOR BIT-MAPPED GRAPHICS
Looking at Figure 8-6 we can see that in order to turn on the pixel located in the upper lefthand corner of the display we would write Hex 80 to the first byte of the Pattern Table (location Hex 0000). Likewise, to turn on the pixel at the bottom righthand screen edge Hex 01 would be written to location Hex 1755.

At this point we can do ourselves a favor by writing a routine that, given any \(X, Y\) coordinates, will tell us the address of the byte we wish to write to and the data we need to write to it. The following is a step-by-step procedure of one way to calculate the address and the data.

INPUTS: \(X=\) Hex 00-FF or Decimal 0-255
\(\mathrm{Y}=\mathrm{Hex} 00-\mathrm{CO}\) or Decimal 0-192
1) Take the integer value of ( \(X / 8\) ) and multiply it times 8 . This will give the horizontal byte offset. The actual bit we need to plot is determined by whatever remainder is left after calculating (X/8).
2) Take the integer value of \((\mathrm{Y} / 8)\) and multiply it times Hex 100. This will give the vertical byte offset to the nearest eight bits. If there is any remainder after calculating (Y/8), add it to the vertical byte offset. This gives the vertical starting address.
3) Add the horizontal byte offset to the vertical starting address. This will give the actual address of the byte we need to write data to in order to plot our pixel.
4) Use the remainder of ( \(X / 8\) ) to look up in a table (below) the actual data to plot. The values corresponding to different remainders are as follows:
\begin{tabular}{c} 
Remainder (X/8) \\
\hline 0 \\
1 \\
2 \\
3 \\
4 \\
5 \\
6 \\
7
\end{tabular}

Data to Write
Hex 80
Hex 40
Hex 20
Hex 10
Hex 08
Hex 04
Hex 02
Hex 01

The equation just described in the above paragraphs could be represented as follows:
BYTE ADDRESS \(=8(I N T(X / 8))+256(I N T(Y / 8))+R(Y / 8)\)
WHERE \(R(Y / 8)\) is equal to the remainder of \((Y / 8)\)
The actual data to write to the byte address is still obtained by taking the remainder of (X/8) and looking up the appropriate data value in the table.

\subsection*{8.4.2 Playing Games with VRAM Addressing}

So far in Section 2.1 we have described how to use Graphics II Mode in its normal table-driven environment and how to arrange it as a bit-map. Now we are going to explain some other tricks you can play with the VDP. By experimenting with the values in VDP Registers R2 thru R6 (entering nonstandard initialization values), some interesting effects can be obtained.

You are forewarned that experimenting with VRAM addressing can cause some interesting effects but almost always produces some undesirable side effects such as losing the ability to use sprites or being only able to use a small number of sprites. Rather than dwell too long on this subject, we will describe one interesting new configuration that can be obtained and leave the rest to you.

Table 8-2 shows the register initialization values for the mode about to be described. Note that the only registers containing nonstandard values are Registers 3 and 4, which determine the Color Table and Pattern Table base address.

TABLE 8-2 - NEW MODE INITIALIZATION VALUES
\begin{tabular}{|c|c|c|l|}
\hline REGISTER & MSB LSB & HEX & \multicolumn{1}{c|}{ DESCRIPTION } \\
\hline REG 0 & 00000010 & 02 & Graphics II Mode,No External Video \\
\hline REG 1 & 11000010 & C2 & 16 K, Enable Disp.,Disable Int.,16x16 Sprites,Mag.Off \\
\hline REG 2 & 00001110 & \(0 E\) & Address of Name Table in VRAM = Hex 3800 \\
\hline REG 3 & 10011111 & \(9 F\) & Color Table Address = Hex 2000 to Hex 2800 \\
\hline REG 4 & 00000000 & 00 & Pattern Table Address = Hex 0000 to Hex 0800 \\
\hline REG 5 & 01110110 & 76 & Address of Sprite Attribute Table in VRAM = Hex 3B00 \\
\hline REG 6 & 00000011 & 03 & Address of Sprite Pattern Table in VRAM = 1800 \\
\hline REG 7 & 00001111 & \(0 F\) & Backdrop Color = White \\
\hline
\end{tabular}

What this mode does is effectively shrink the Graphics II Mode Color and Pattern Tables down from Hex 1800 bytes to Hex 800 bytes. This enables us to define up to \(2568 \times 8\) pixel patterns and 256 corresponding eight byte Color Table entries. Color is still mapped onto a pattern exactly as in Graphics II Mode.

The 768 byte Name Table is not split up into three equal sections as in Graphics II Mode but works as in Graphics I Mode. A byte of information written anywhere in the Name Table will select the appropriate pattern and the corresponding eight byte color entry and place it on the screen. In Appendix C can be found the Pattern Graphics Address Location Tables.

This mode is useful because it provides the memory savings of Graphics I Mode while allowing the color detail available in Graphics II Mode. However, a unique pattern for each screen position can no longer be defined, which is neccesary for highly detailed pictures or for bitmapping the screen. When in this mode 32 sprites can no longer be used. If you try to put more than eight sprites on the screen at once, they will start to duplicate themselves on the screen.

\subsection*{8.5 TEXT MODE}

The VDP is in Text Mode when mode bits \(M 1=1, M 2=0\), and \(M 3=0\). When in this mode the screen is divided up into 40 horizontal blocks by 24 vertical blocks, each of which may contain a character shape (see Figure 8-7.). Each of these character positions is six horizontal pixels by eight vertical pixels. There are only two tables required in VRAM in order to produce a Text Mode display, these are the Name Table and the Pattern Table. No Color Table is required in VRAM because the color of the character patterns is defined by the byte of information contained in VDP Register 7. The upper four bits define the color of all the bits on, and the lower four bits define the color of all the bits off. Therefore, if you had a value of Hex F1 written to Register 7, the text color would be white (F) while the background would be black (1).


FIGURE 8-7 - TEXT MODE NAME TABLE PATTERN POSITIONS

\subsection*{8.5.1 The Name Table}

The Name Table in Text Mode is very similar to the one in Graphics I Mode except that the screen is now \(40 \times 24\) instead of \(32 \times 24\) ( \(8 \times 8\) pixel blocks). This gives 960 screen positions and \(960(40 \times 24=960)\) entries in our Name Table. Figure \(8-8\) shows the Name Table positions.

Each entry in the Name Table is one byte long and therefore can specify one of 255 (Hex FF) patterns. If the first entry in the Name Table is Hex 00, then the first pattern defined (Pattern OO) would be displayed in the upper left hand corner of the screen. If the first Name Table entry contains Hex FF, then the last pattern defined (Pattern FF) would be displayed in the upper left hand corner.


FIGURE 8-8 - PATTERN GRAPHICS NAME TABLE MAPPING

\subsection*{8.5.2 The Pattern Table}

The Pattern Table is 2048 (Hex 800) bytes long and is composed of 256 eight-byte patterns, each of which may represent a text or graphics character. Since each screen position is only six pixels across by eight pixels down instead of eight pixels across and eight pixels down as in the graphics modes, the VDP ignores the two least significant bits of each pattern. Therefore, in Text Mode a pattern is defined as show in Figure 8-9, leaving the two LSBs set to 0s and defining our character within the remaining \(6 \times 8\) pixel block.

In order to leave a space between characters on the screen, most of the patterns defined for Text Mode will only use a \(5 \times 7\) grid. Special graphics characters might be defined for drawing lines, graphs, and charts that use the entire \(6 \times 8\) pixel grid area. A special character set for Graphics I Mode and Graphics II Mode is included in Appendix F.


FIGURE 8-9 - 6X8 PIXEL PATTERN GRID FOR TEXT MODE
Up to 256 different patterns can be defined in the Pattern Table, though less space is required if not all 256 patterns are required. For example, if your application only required numbers 0 through 9 and upper case A through \(Z\) to be defined, then only the first 36 patterns ( 288 bytes) would be needed. These 36 patterns would then be selected by writing numbers ranging from 0 to 36 (Hex 24) to bytes in the Name Table. If, for instance, the letter " \(A\) " was the first pattern defined, it could be placed in every possible screen position by writing a zero to all 960 Name Table entries.

Figure 8-10 illustrates how VRAM is mapped to the Pattern Plane in Text Mode.


FIGURE 8-10 - MAPPING OF VRAM INTO THE PATTERN PLANE IN TEXT MODE

\subsection*{8.6 MULTICOLOR MODE}

The VDP is in Multicolor Mode when the mode bits located in Registers 0 and 1 are equal to the following:
\[
\begin{aligned}
& M 1=0 \\
& M 2=1 \\
& M 3=0
\end{aligned}
\]

Multicolor Mode provides a low-resolution display of 64 horizontal x 48 vertical color blocks. Each color block is equal to a \(4 \times 4\) group of pixels and may be any of the sixteen VDP colors including transparent. The Backdrop color and Sprite Planes are also active in Multicolor Mode.

\section*{NOTE}

Multicolor Mode is not supported by the Texas Instruments Advanced Video Display Processor.

Only two tables are required in VRAM in order to produce a Multicolor Mode picture, these being the Name Table and the Pattern Table. The Name Table consists of 768 entries like the other graphics modes, although the Name Table no longer points to a color list because the color of the blocks is derived from the Pattern Table. The name points to an eight-byte segment of VRAM in the Pattern Table.

Only two bytes of the eight-byte segment area are used to specify the screen image. These two bytes specify four colors, each occupying a \(4 \times 4\) pixel area. The four MSBs of the first byte define the color of the upper left hand corner of the multicolor pattern. The LSBs define the color of the upper right quarter. The second byte similarly defines the lower left and right quarters of the multicolor pattern. The two bytes thus map into an \(8 \times 8\) pixel multicolor pattern as shown in Figure 8-11.


MULTICOLOR PATTERN

FIGURE 8-11 - MAPPING AN 8X8 PIXEL MULTICOLOR PATTERN
The location of the two bytes within the eight-byte segment pointed to by the name is dependent on the screen position where the name is mapped. For names in the top row (0-31), the two bytes are the first two in the eight-byte segments pointed to by the names. The next row of names (32-63) uses bytes number 3 and 4 within the eight-byte segment. The next row of names uses the 5th and 6th bytes, while the last row of names uses bytes 7 and 8 . This series repeats for the remainder of the screen.

Let's go through a step-by-step example to help clear up any uncertainties about how Multicolor Mode works. Figure 8-12 is composed of a Multicolor Mode Name Table, Pattern Table, and a corresponding screen representation. Another screen image is also included to depict how the 767 screen positions, each composed of four \(4 \times 4\) pixel blocks, fill the screen.

In our example (see Figure 8-12), a Name Table entry of Hex 02 points to locations Hex 08 and Hex 09. The first nibble of location Hex 08 contains the color red (Hex 06) and the second nibble contains the color blue (Hex 04). The first and second nibbles of the second byte contain blue and red, respectively. Therefore, screen position 0 contains the four colors specified. The calculations for this example and the others shown in Figure 8-12 are as follows.
```

    FIRST BYTE = 2 * ROW + NAME * 8
    SECOND BYTE = FIRST BYTE + 1
    ROW = MOD4[TRUNCATE(PATTERN POSITION/32)]

```

\section*{CALCULATIONS FOR EXAMPLES SHOWN IN FIGURE 8-12}
\begin{tabular}{|c|c|c|}
\hline NAME POSITION & PATTERN NAME & PATTERN TABLE ROWS \\
\hline \multirow[t]{2}{*}{0} & 02 & \(2 * 0+02 * 8=>10\) (Byte 1) \\
\hline & & \(10+1=>11\) (Byte 2) \\
\hline \multirow[t]{2}{*}{1} & 00 & \(2{ }^{*} 0+00 * 8=>00\) (Byte 1) \\
\hline & & \(00+1=>01\) (Byte 2) \\
\hline \multirow[t]{2}{*}{31} & 01 & 2* \(0+01 * 8=>08\) (Byte 1) \\
\hline & & \(08+1=>09\) (Byte 2) \\
\hline \multirow[t]{2}{*}{32} & 02 & \(2 * 1+02 * 8=>12\) (Byte 1) \\
\hline & & \(12+1=>13\) (Byte 2) \\
\hline \multirow[t]{2}{*}{767} & FF &  \\
\hline & & \(01+7 \mathrm{~F} 8=>7 \mathrm{FF}\) (Byte 2) \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ COLOR } & HEX CODE & SYMBOL \\
\hline DARK BLUE & 04 & B \\
DARK RED & 06 & R \\
DARK GREEN & \(0 C\) & G \\
WHITE & \(O F\) & W \\
\hline
\end{tabular}


FIGURE 8-12 - MULTICOLOR MAPPING SCHEME

The mapping of VRAM contents to screen image is simpified by using duplicate names in the Name Table since the series of bytes used within the eight-byte segment specifies a \(2 \times 8\) pixel color square pattern on the screen as a straightforward translation from the eight-byte segment in VRAM pointed to by the common name.

When used in this manner, 768 bytes are still used for the Name Table and 1536 bytes are used for the color information in the Pattern Table ( 24 rows \(\times 32\) columns \(\times 2\)-bytes/pattern position). Thus a total of 1728 bytes \((6144+768)\) in VRAM are required. It should be noted that the tables begin on 1 K and 2 K boundries and are therefore not contiguous.

\section*{9. SPRITES}

Sprites are special animation-oriented patterns that can be made to move rapidly about the screen and change shape with very little programming effort. The video display has 32 Sprite Planes each of which contain a single sprite. These 32 Sprite Planes are numbered from 0 to 31 (see Section 2.1) with 0 being the highest priority or outermost Sprite Plane and 31 being the lowest priority Sprite Plane. When more than one sprite is located at the same screen coordinate the sprite on the higher priority plane will show through at that point. It should also be noted that all 32 sprites have a higher priority than the Pattern Plane and the Backdrop Plane.

Sprites come in two sizes, \(8 \times 8\) pixels or \(16 \times 16\) pixels. The size of all sprites is determined by the size bit in VDP Register 1. Register 1 also contains a sprite magnify bit which, when set, expands a sprite to double its normal size. Thus \(8 \times 8\) sprites become \(16 \times 16\), and \(16 \times 16\) sprites would become \(32 \times 32\). Unfortunately, when a sprite is magnified, its resolution is cut in half because the VDP maps each single pixel into a \(2 \times 2\) pixel area.

Sprite patterns are defined in individual \(8 \times 8\) pixel blocks exactly as patterns in Text or the graphics modes are. A Size 0 sprite ( \(8 \times 8\) pixels) would require only one pattern to be defined. A Size 1 sprite ( \(16 \times 16\) pixels) is made up of four \(8 \times 8\) pixel patterns. All of the bits on within a sprite pattern are a single color, which can be any one of the 16 available VDP colors. Any bits off within a sprite pattern are automatically set to the VDP color transparent, which allows the Pattern Plane or Backdrop color to show through at those points. Any area within a sprite display plane outside of the sprite itself is also set to transparent. A good way to visualize this is to imagine a Sprite Plane as a pane of glass on which you can stick a single \(8 \times 8\) or \(16 \times 16\) pixel object.

Two tables are required in VRAM in order to produce a sprite display. The Sprite Attribute Table tells us some characteristics of each sprite, like screen location, color, and what pattern to pick for the shape of the sprite. The Sprite Pattern Table contains a library of sprite shape data to choose from.

All 32 VDP sprites may be displayed on the screen at the same time, however, a maximum of four sprites may be displayed on one horizontal line. If this rule is violated, the four highest priority sprites will be displayed normally, while the fifth and subsequent sprites will be automatically set to transparent. Furthermore, the Fifth Sprite Flag in the VDP Status Register is set to a 1, and the number of the violating fifth sprite is loaded into the Status Register. See Section 5.2 for more information on fifth sprites and the Status Register.

The VDP also provides limited sprite coincidence checking. If any two active sprites have overlapping bits, then the Coincidence Flag in the VDP Status Register will be set to a 1 . It should be noted that the VDP only tells you if any two sprites are coinciding and does not specify the numbers of the sprites that are overlapping. Most applications that require knowing which sprites are coinciding continually monitor the Sprite Attribute Table for overlapping values.

\subsection*{9.1 THE SPRITE PATTERN TABLE}

The Sprite Pattern Table has a maximum length of 2048 (Hex 800) bytes and is located in VRAM beginning on a 2 K byte boundry. Its actual location in VRAM is determined by the base address in VDP Register 6.

It takes eight bytes of information to define the pattern of a Size 0 ( \(8 \times 8\) pixel) sprite and 32 bytes ( \(8 \times 4\) ) of data to define the pattern of a Size 1 ( \(16 \times 16\) pixel) sprite. Therefore, 256 patterns can be defined for Size 0 sprites or 64 patterns for Size 1 sprites.

The Sprite Pattern Table can be as short as eight bytes if Size 0 sprites are used and 32 bytes if Size 1 sprites are used because the same sprite shape can be reused for as many sprites as desired. To select the same sprite pattern just repeat the name byte located in the Sprite Attribute Table.

\subsection*{9.2 THE SPRITE ATTRIBUTE TABLE}

The Sprite Attribute Table contains four bytes of information for every sprite displayed. If all 32 sprites are to be displayed, then the table would have a maximum length of 128 bytes. The location of the Attribute Table in VRAM is defined by the base address contained in VDP Register 5.

The first four byte entry in the Sprite Attribute Table contains information pertaining to Sprite 0 , which is the highest priority sprite. The last four byte entry in the Sprite Attribute Table contains information for the lowest priority sprite, Sprite 31. Figure 9-1 illustrates how the Sprite Attribute Table relates to the Sprite Planes.

SPRITE ATtRIBUTE TABLE


FIGURE 9-1 - SPRITE ATTRIBUTE TABLE AS RELATED TO SPRITE PLANES

Referring to Figure 9-2, let's examine one four byte attribute entry. The first two bytes determine the coordinate of the sprite on the display screen. The first byte is the vertical position and the second byte is the horizontal position. The third byte is the sprite name and specifies what pattern in the Sprite Pattern Table will be used as the sprite's shape. The fourth byte performs two functions: the lower four bits (nibble) determine the color of the sprite and the Early Clock bit (MSB) shifts the horizontal position of the sprite towards the left 32 pixels. Setting this bit high allows sprites to bleed (flow smoothly) off the left side of the screen. The other three bits in this fourth byte are unused and should be set to zeros.


FIGURE 9-2 - SPRITE ATTRIBUTE TABLE ENTRY

\subsection*{9.2.1 Vertical Position}

The first attribute byte of information is the vertical position of the sprite on the display screen. This coordinate determines the distance the sprite will be offset from the top of the screen in pixels. The position of a sprite is measured relative to the upper left hand corner of the sprite. A value of -1 (Hex FF) in the vertical position will butt a sprite up against the top of the screen, and a value of 191 (Hex BF) will position the sprite off the screen at the bottom as shown in Figure 9-3. Negative values can be used to bleed the sprite off the top edge of the screen. Values in the range of -32 and -1 (Hex EO to FF) allow even the largest sprite ( \(32 \times 32\) pixels) to bleed in from the top of the screen.


FIGURE 9-3 - VERTICAL SPRITE POSITIONING

Some applications require no sprites or less than 32 sprites to be displayed at a time. A value of Hex DO in the vertical position of the Sprite Attribute Table will terminate sprite processing. If no sprites are to be used, Hex DO should be the first entry in the Sprite Attribute Table. If only one sprite is to be used, then Hex DO should be the first byte in the second sprite's attribute entry, which would be the fifth byte in the Sprite Attribute Table. Once the VDP finds a value of Hex DO as a sprite attribute entry, it terminates processing of that sprite and all lower priority sprites.

\subsection*{9.2.2 Horizontal Position}

The second byte of information in the Sprite Attribute Table is the horizontal coordinate. This value determines the distance the sprite will be offset in pixels from the left hand side of the screen. A value of Hex 00 will butt a sprite up against the left hand edge of the screen, while a value of 255 (Hex FF) will position the sprite completely off the right hand side of the screen as shown in Figure 9-4. Using values in the range of 255 (Hex FF) will bleed a sprite off the right hand edge of the display screen.


FIGURE 9-4 - HORIZONTAL SPRITE POSITIONING
In order to bleed a sprite off the left hand edge of the screen, a special bit called the Early Clock bit is used. This bit is the fourth byte of an attribute entry and is described later in this section.

\subsection*{9.2.3 Sprite Name}

The third byte of information contained in a sprite attribute entry is the sprite name. The function of this byte is very similar to the function of a Name Table entry in the graphics modes. The value contained in this byte determines which pattern will be used as the sprite's shape. It points to a byte of information in the Pattern Table where the start of the sprite's pattern is located.
\(8 \times 8\) (Size 0) Sprites
A value of Hex 00 as a Sprite Name Table entry would mean the first eight bytes in the Pattern Table would be used as the sprite's shape. A value of Hex 01 would choose the next eight bytes in the Sprite Pattern Table as the sprite's shape. Continuing on up to Hex FF gives us \(2568 \times 8\) pixel sprite shapes to choose from.

EXAMPLE 9-2.

\section*{16x16 (Size 1) Sprites}

The value in the Sprite Name Table entry points to an eight-byte entry in the Sprite Pattern Table. Since a \(16 \times 16\) pixel sprite is made up of four eight byte entries, our name values would be entries such as Hex \(00,04,08,0 \mathrm{C}, 10\) etc. When the sprite Size 1 bit is set in VDP Register 1, the VDP will go to the eight-byte block pointed to by the sprite name and choose the next four eight byte entries in the Pattern Table as the sprite's shape.

Having the sprite pattern selectable by the sprite name makes for extremely simplified animation. For example, if the first four sprite patterns are defined as the graphic stages for a man walking, we could switch through these patterns and animate the man just by switching the sprite name values from 0-3 and then repeating the sequence.

\subsection*{9.2.4 Sprite Color and Early Clock Bit}

The fourth byte in the Sprite Attribute Table entry performs two functions. The lower four bits (nibble) define the sprite color, which can be any of the 16 available VDP colors. The MSB is the Early Clock bit, which shifts the horizontal position of the sprite to the left 32 pixels (when set high). The remaining three bits are unused and should be set to 0 .

The Early Clock bit is used to bleed a sprite off the screen or onto the screen from the left hand edge. When this bit is active (high), the horizontal position of the sprite is shifted to the left 32 pixels. Consider the horizontal position of a sprite being Hex 00, which butts the sprite up against the left hand edge of the screen. If the Early Clock bit is then set, even the largest sprite ( \(32 \times 32\) pixels) would be completely off the screen. This allows values in the horizontal position in the range of 0 to 31 to bleed a sprite onto the left hand edge. Of course the Early Clock bit must be set low again in order to be able to bleed the sprite off the right-hand edge.

Now that all the information on sprites has been covered, refer to Figure 9-5 for an illustration of how sprites are mapped to the screen.


FIGURE 9-5 - SPRITE MAPPING

\section*{10. PROGRAMMING TIPS}

\subsection*{10.1 HORIZONTAL AND VERTICAL SCROLLING}

The simplest way to scroll the pattern plane display is to manipulate the values located in the Name Table. The only drawback to this method is that the screen will move in increments larger than one pixel. In Graphics I, II and Multicolor Modes the movement will be in eight pixel increments. In Text Mode the movement will be by six pixels when scrolling horizontally and eight pixels when scrolling vertically. The movement is determined by the size of a single pattern.

One major advantage to this method is that only a small number of bytes need to be moved in order to scroll the entire display. In Graphics I,II, and Multicolor Modes the Name Table is 768 bytes long, and in Text Mode the Name Table is 960 bytes long. Figure 10-1 shows the sequence for scrolling the Name Table left with screen wraparound. The Name Table in this figure has 768 entries and is designed for scrolling the screen in Graphics I or Graphics II Modes. Referring to the figure we can see that the steps involved in scrolling are as follows:
1) Read the data located in column \(O\) from VRAM and store it. The data consists of entries numbered 000,032,064,096 ... 736.
2) Read the data located in column 1 and write it to column 0 . Read column 2 and write to column 1, and so forth, until column 31 has been read and moved to column 30.
3) Take the data stored from column 0 and write to column 31. The screen has now scrolled one column (eight pixels) to the left and wrapped around the screen.
4) Repeat this sequence to continually scroll the screen.


FIGURE 10-1 - SCROLLING THE NAME TABLE

\subsection*{10.2 ANIMATING SPRITES}

The procedure for animating a sprite is relatively simple. First load the sprite pattern data for the sprites you wish to animate into the Sprite Pattern Table located in VRAM. Next load sprite attribute data into the Sprite Attribute Table located in VRAM. In this example we will talk about animating two sprites, one of which is a man walking and the other being a rotating planet. The sequence of shapes used for this exercise are shown in Figure 10-2 and Figure 10-3.


STAGE 1


StAGE 2


FIGURE 10-2 - ANIMATED WALKING MAN



SPRITE OVERLAY

Referring to Figure 10-2 we can see that the walking man is a Size 1 sprite consisting of three stages of animation. The Hex data for these shapes is shown as the first three entries in Table 10-1, which is an example of what our source code listing might look like. The rotating planet is also a Size 1 sprite (see Figure 10-3) and consists of eight stages of animation. The data for these eight shapes is shown as the next eight entries in Table 10-1.

Since the rotating planet shapes were drawn as flat, square planets, a sprite overlay pattern is used in Figure 10-4 to make the planets look rounded. Figure 10-4 shows what the planets would look like with this sprite overlaid on top of them. The data for the overlay sprite is the last pattern entry in Table 10-1.


FIGURE 10-4 - ANIMATED PLANET WITH OVERLAY
Now that all the graphic data for our sprites has been defined we need to create a Sprite Attribute Table in order to have them displayed on the screen. Referring to the section of Table 10-1 labeled Sprite Attribute Table, you will see that three Sprite Attribute Table entries have been defined. The first four bytes define the first entry, which is the highest priority sprite (Sprite 0). This is the sprite used for the animated walking man.

An actual program to animate the man would change the name byte from Hex 00 to Hex 04 to Hex 08. This would shift the sprite through each of the pattern stages defined earlier. Hex 00 is the initial name value because Stage 1 of the walking man shape starts at byte 00 in the Sprite Pattern Table.

The next two Sprite Attribute Table entries (Sprites 1 and 2) are used to define the rotating planet. The spherical overlay is defined as a higher priority sprite than the rotating planet. This enables us to mask off bits around the square edges of the planet in order to make it appear round.

The spherical overlay name byte is set to Hex 2C because the pattern data for it falls on byte number 2C in the Sprite Pattern Table. This byte would remain the same in a program that animated the planet. If the horizontal and vertical positions of the rotating planet were changed during program execution, the horizontal and vertical positions of the overlay would have to be changed also.

The third Sprite Attribute Table entry (Sprite 2) is for the different stages of the rotating planet animation. The initial setting of \(O C\) points to the pattern which falls on byte \(O C\) in the Sprite Pattern Table. This is stage 1 of the rotating planet. During the course of a program we would shift the name byte through all eight stages of planet animation. Referring to the Pattern Table we can see that the values are \(0 C, 10,14,18,1 \mathrm{C}, 20,24,28\). After shifting through all eight patterns the sequence would be repeated.

TABLE 10-1 - ANIMATION EXAMPLE DATA

```

* 
* 3 Stage Animation for "Man Walking" Sprite
* DATA >0103,>0303,>0103 ,>0305
DATA >0F03,>0307 ,>070E ,>0C06
DATA >COAO ,>EOCO ,>80CO ,>FOF }
DATA >COCO ,>F070 ,>6030 ,>0000
DATA >0103 ,>0303 ,>0103 ,>0307
DATA >0303 ,>0307 ,>0EOC ,>0800
Sprite Name = 04
DATA >COAO ,>EOCO ,>80CO ,>EOAO
DATA >COCO ,>COCO ,>COCO ,>C06O
DATA >0103 ,>0303 ,>0103 ,>0305
DATA >0503 ,>0307 ,>0503 ,>0303
DATA >COAO ,>EOCO ,>80CO ,>COAO
DATA >AOCO ,>EOEO ,>8080 ,>0080
* 
* 8 Stage Animation for "Rotating Planet"
* DATA >0003 ,>070F ,>07A3 ,>F1F0
DATA >FOEO ,>801C ,>0C02 ,>0000
DATA >0000 ,>8098 ,>0C41 ,>2303
DATA >075F ,>3F1E ,>3E1C ,>0800
DATA >0000 ,>0103 ,>0168,>FCFC
DATA >FCF 8 ,>E007,>0300,>0000
DATA >00CO ,>E0E6 ,>C2DO ,>4800
DATA >0117,>0F06 ,>0E84 ,>0000

```

DATA \(>0000,>0000,>401 \mathrm{~A},>3 F 3 F\)
DATA \(>7 E F E,>5860,>6100,>0000\) DATA \(>0030,>78 F 8,>7034,>1200\) DATA \(>0005,>0300,>C 2 C 0,>2000\)

DATA \(>0000,>0060,>3006,>8 F 0 F\) DATA \(>1 \mathrm{FFF},>\) FE78 \(,>7830,>0000\) DATA \(>0008,>1 C 3 E,>1 C 8 D,>C 4 C 0\) DATA \(>C 181,>0000,>7030,>0800\)

DATA >0000 \(>0018,>0 C 41,>2303\)
DATA \(>075 \mathrm{~F},>3 \mathrm{~F} 1 \mathrm{E},>3 \mathrm{E} 1 \mathrm{C},>0800\)
DATA \(>0000,>040 \mathrm{E},>06 \mathrm{~A} 3,>F 1 F 0\)
DATA \(>F 0 E 0,>8000,>1\) COC,\(>0000\)
DATA \(>0000,>2066,>43\) DO,\(>4800\)
DATA \(>0117,>0 \mathrm{~F} 07,>0 \mathrm{~F} 07,>0200\)
DATA \(>0000,>0002,>0068,>\) FCFC
DATA \(>\) FCF \(8,>E 080,>8600,>0000\)
DATA >0010 \(>\) >3879 , \(>7034,>1200\)
DATA >0005,>0301,>0301 ,>0000
DATA \(>0000,>0080,>\) C01A,\(>3 F 3 F\)
DATA \(>7 \mathrm{FFE},>\mathrm{F} 8 \mathrm{EO},>E 0 \mathrm{CO},>8000\)
DATA \(>000 \mathrm{C},>1 \mathrm{E} 3 \mathrm{E},>1 \mathrm{C} 8 \mathrm{D},>\mathrm{C4CO}\)
DATA \(>\) C081 \(,>0000,>7030,>0800\)
DATA >0000 \(>0060\), \(>3006,>8 \mathrm{FOF}\)
DATA \(>1 F 7 \mathrm{~F},>\mathrm{FE} 78\), \(>\) F \(870,>2000\)
DATA \(>071 \mathrm{~F},>3 F 7 \mathrm{~F},>\) FFFF,\(>\) FFFF
DATA \(>\) FFFF,\(>\) FF7F,\(>\) FF3F,\(>1 F 07\)
DATA \(>E O F 8,>F C F E,>F E F F,>F F F F\)
DATA \(>F F F F,>F F F E,>F E F C,>F 8 E 0\)

Sprite Name \(=14\)
(Rotating Planet. Stage 3)

Sprite Name \(=18\)
(Rotating Planet. Stage 4)

Sprite Name = 1C
(Rotating Planet. Stage 5)

Sprite Name \(=20\)
(Rotating Planet. Stage 6)

Sprite Name = 24
(Rotating Planet. Stage 7)

Sprite Name \(=28\)
(Rotating Planet. Stage 8)

Sprite Name \(=2 \mathrm{C}\)
(Spherical Overlay)

Attribute table entry for "Man Walking"
* (The Name Byte will be either 00,04, or 08)

BYTE >00 Y Coordinate
BYTE >00 X Coordinate
BYTE >00 Name
BYTE >OF \(\quad E C /\) Color \(=\) White
Attribute table entry for "Spherical Overlay"
(The Name Byte will always be 2C)
BYTE >00 Y Coordinate
BYTE \(>00 \quad X\) Coordinate
BYTE \(>2 \mathrm{C} \quad\) Name
BYTE \(>01 \quad \mathrm{EC} /\) Color \(=\) Black
```

* Attribute table entry for "Rotating Planet"
* (The Name Byte will either be OC,10,14,18
* 1C,20,24,or 28)
* 

| BYTE $>00$ | Y Coordinate |
| :--- | :--- |
| BYTE $>00$ | $X$ Coordinate |
| BYTE $>0$ C | Name |
| BYTE $>04$ | EC $/$ Color $=$ Blue |

END

```

\subsection*{10.3 SPRITE COINCIDENCE}

The Sprite Coincidence Flag, located in the Status Register, is set whenever any two sprites have overlapping pixels. Most applications need to know not only that sprites have coincided, but which ones in particular are coinciding. A good example of this is the rotating planet sprite just described.

Since we actually defined two sprites for this shape (Sprite 1 and 2) to be located directly on top of one another on the screen, the Coincidence bit in the Status Register would be set all the time. If we wanted to monitor coincidence between the rotating planet and the walking man sprite, it would be necessary to keep track of their screen position in our program. This can be done by reading the X and Y coordinates of every Sprite Attribute Table entry and then comparing them to each other. In the case of the man and planet, if the first two bytes of attribute entry 1 (sprite 0 ) were the same as the first two bytes of attribute entry 2 (sprite 1 ), then we would know the man was positioned exactly on top of the planet.

\section*{APPENDIX A}

\section*{A. REGISTER VRAM LOOKUP TABLES}

Covers Registers 2-6 with special case diagrams for Registers 3 and 4 when in Graphics II Mode.
\[
R 2 * 400(16)=\text { START ADDRESS }
\]
\begin{tabular}{|c|c|}
\hline R2 & \begin{tabular}{c} 
START \\
ADDRESS
\end{tabular} \\
\hline 00 & 0000 \\
01 & 0400 \\
02 & 0800 \\
03 & \(0 C 00\) \\
04 & 1000 \\
05 & 1400 \\
06 & 1800 \\
07 & 1 C00 \\
08 & 2000 \\
09 & 2400 \\
OA & 2800 \\
OB & \(2 C 00\) \\
OC & 3000 \\
OD & 3400 \\
OE & 3800 \\
OF & \(3 C 00\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline R3 & START ADDRESS & R3 & START ADDRESS & R3 & START ADDRESS & R3 & START ADDRESS & R3 & START ADDRESS & R3 & START ADDRESS \\
\hline 00 & 0000 & 2B & OACO & 56 & 1580 & 81 & 2040 & AC & 2B00 & D6 & 3580 \\
\hline 01 & 0040 & 2 C & OBOO & 57 & 15C0 & 82 & 2080 & AD & 2840 & D7 & 35C0 \\
\hline 02 & 0080 & 2D & OB40 & 58 & 1600 & 83 & 2000 & AE & 2B80 & D8 & 3600 \\
\hline 03 & 00 CO & 2E & OB80 & 59 & 1640 & 84 & 2100 & AF & 2BCO & D9 & 3640 \\
\hline 04 & 0100 & 2 F & OBCO & 5A & 1680 & 85 & 2140 & B0 & 2 COO & DA & 3680 \\
\hline 05 & 0140 & 30 & 0С00 & 5B & 16C0 & 86 & 2180 & B1 & 2 C 40 & DB & 36C0 \\
\hline 06 & 0180 & 31 & 0C40 & 5C & 1700 & 87 & 21C0 & B2 & \(2 \mathrm{C80}\) & DC & 3700 \\
\hline 07 & 0100 & 32 & OC80 & 50 & 1740 & 88 & 2200 & B3 & 2CCO & DD & 3740 \\
\hline 08 & 0200 & 33 & OCCO & 5E & 1780 & 89 & 2240 & B4 & 2000 & DE & 3780 \\
\hline 09 & 0240 & 34 & ODOO & 5F & 17C0 & 8A & 2280 & B5 & 2040 & DF & 37c0 \\
\hline OA & 0280 & 35 & OD40 & 60 & 1800 & 8B & 22C0 & B6 & 2D80 & E0 & 3800 \\
\hline OB & 02C0 & 36 & 0D80 & 61 & 1840 & 8 C & 2300 & B7 & 2DC0 & E1 & 3840 \\
\hline OC & 0300 & 37 & ODCO & 62 & 1880 & 8D & 2340 & B8 & 2E00 & E2 & 3880 \\
\hline OD & 0340 & 38 & OEOO & 63 & 18 CO & 8E & 2380 & B9 & 2 E 40 & E3 & 38 CO \\
\hline OE & 0380 & 39 & OE40 & 64 & 1900 & 8F & 23 CO & BA & 2 E 80 & E4 & 3900 \\
\hline OF & 03 CO & 3A & OE80 & 65 & 1940 & 90 & 2400 & BB & 2ECO & E5 & 3940 \\
\hline 10 & 0400 & 3B & OECO & 66 & 1980 & 91 & 2440 & BC & 2F00 & E6 & 3980 \\
\hline 11 & 0440 & 3C & OFOO & 67 & 19C0 & 92 & 2480 & BD & 2 F 40 & E7 & 39 CO \\
\hline 12 & 0480 & 3D & OF40 & 68 & 1 AOO & 93 & 24C0 & BE & \(2 \mathrm{F80}\) & E8 & 3A00 \\
\hline 13 & 04C0 & 3E & OF80 & 69 & 1 A40 & 94 & 2500 & BF & 2 FCO & E9 & 1 A40 \\
\hline 14 & 0500 & 3F & OFCO* & 6A & 1 A80 & 95 & 2540 & CO & 3000 & EA & 3A80 \\
\hline 15 & 0540 & 40 & 1000 & 6B & 1 ACO & 96 & 2580 & C1 & 3040 & EB & 3ACO \\
\hline 16 & 0580 & 41 & 1040 & 6C & 1800 & 97 & 25C0 & C2 & 3080 & EC & 3800 \\
\hline 17 & 05C0 & 42 & 1080 & 6D & 1840 & 98 & 2600 & C3 & 30 CO & ED & \(3 \mathrm{B40}\) \\
\hline 18 & 0600 & 43 & 10 CO & 6E & 1880 & 99 & 2640 & C4 & 3100 & EE & 3880 \\
\hline 19 & 0640 & 44 & 1100 & 6F & 1 BCO & 9A & 2680 & C5 & 3140 & EF & 3BCD \\
\hline 1A & 0680 & 45 & 1140 & 70 & 1 COO & 9B & 26C0 & C6 & 3180 & FO & 3 COO \\
\hline 1B & 06C0 & 46 & 1180 & 71 & \(1 \mathrm{C40}\) & 9 C & 2700 & C7 & \(31 \mathrm{C0}\) & F1 & 3 C 40 \\
\hline 1 C & 0700 & 47 & 11 CO & 72 & \(1 \mathrm{C80}\) & 90 & 2740 & C8 & 3200 & F2 & 3C80 \\
\hline 1D & 0740 & 48 & 1200 & 73 & 1 CCO & 9 E & 2780 & C9 & 3240 & F3 & 3 CCO \\
\hline 1 E & 0780 & 49 & 1240 & 74 & 1 D00 & 9 F & 27C0 & CA & 3280 & F4 & 2000 \\
\hline 1 F & 07C0 & 4A & 1280 & 75 & 1 D40 & AO & 2800 & CB & 32C0 & F5 & 3 D 40 \\
\hline 20 & 0800 & 4B & 12 CO & 76 & 1 D80 & A1 & 2840 & CC & 3300 & F6 & 3 D 80 \\
\hline 21 & 0840 & 4 C & 1300 & 77 & 1 DCO & A2 & 2880 & \(C D\) & 3340 & F7 & 3DC0 \\
\hline 22 & 0880 & 4D & 1340 & 78 & 1 E00 & A3 & 28C0 & CE & 3380 & F8 & 3E00 \\
\hline 23 & 08C0 & 4E & 1380 & 79 & \(1 \mathrm{E40}\) & A4 & 2900 & CF & 33C0 & F9 & 3 E 40 \\
\hline 24 & 0900 & 4F & 13 CO & 7A & 1 E 80 & A5 & 2940 & DO & 3400 & FA & 3 E 80 \\
\hline 25 & 0940 & 50 & 1400 & 7B & 1 ECO & A6 & 2980 & D1 & 3440 & FB & 3ECO \\
\hline 26 & 0980 & 51 & 1440 & 7C & 1 F00 & A7 & 29C0 & D2 & 3480 & FC & \(3 F 00\) \\
\hline 27 & 09C0 & 52 & 1480 & 70 & \(1 F 40\) & A8 & 2A00 & D3 & 34 CO & FD & 3 F 40 \\
\hline 28 & OAOO & 53 & 14 CO & 7E & \(1 F 80\) & A9 & 2A40 & D4 & 3500 & FE & \(3 F 80\) \\
\hline 29 & OA40 & 54 & 1500 & 7F & 1FCO & AA & 2A80 & D5 & 3540 & FF & 3FCO \\
\hline 2A & OA80 & 55 & 1540 & 80 & 2000 & \(A B\) & 2ACO & & & & \\
\hline
\end{tabular}

REGISTER 3 ADDRESSING FOR GRAPHICS II MODE
\begin{tabular}{|c|c|}
\hline R3 & \begin{tabular}{c} 
START \\
ADDRESS
\end{tabular} \\
\hline 7F & 0000 \\
FF & 2000 \\
\hline
\end{tabular}
\((\) R4 \() * 800(16)=\) START ADDRESS
\begin{tabular}{|c|c|}
\hline R4 & \begin{tabular}{c} 
START \\
ADDRESS
\end{tabular} \\
\hline 00 & 0000 \\
01 & 0800 \\
02 & 1000 \\
03 & 1800 \\
04 & 2000 \\
05 & 2800 \\
06 & 3000 \\
07 & 3800 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline R4 & START \\
\hline 03 & 0000 \\
07 & 2000 \\
\hline
\end{tabular}
(R5) * \(80(16)=\) START ADDRESS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R5 & START ADDRESS & R5 & START ADDRESS & R5 & START ADDRESS & R5 & START ADDRESS \\
\hline 00 & 0000 & 21 & 1080 & 40 & 2000 & 60 & 3000 \\
\hline 01 & 0080 & 22 & 1100 & 41 & 2080 & 61 & 3080 \\
\hline 02 & 0400 & 23 & 1180 & 42 & 2100 & 62 & 3100 \\
\hline 03 & 0180 & 24 & 1200 & 43 & 2180 & 63 & 3180 \\
\hline 04 & 0200 & 25 & 1280 & 44 & 2200 & 64 & 3200 \\
\hline 05 & 0280 & 26 & 1300 & 45 & 2280 & 65 & 3280 \\
\hline 06 & 0300 & 27 & 1380 & 46 & 2300 & 66 & 3300 \\
\hline 07 & 0380 & 28 & 1400 & 47 & 2380 & 67 & 3380 \\
\hline 08 & 0400 & 29 & 1480 & 48 & 2400 & 68 & 3400 \\
\hline 09 & 0480 & 29 & & 48 & & 69 & 3480 \\
\hline OA & 0500 & 2A & 1500 & 49 & 2480 & & 3500 \\
\hline OB & 0580 & 2B & 1580 & 4A & 2500 & 6A & 3500 \\
\hline OC & 0600 & 2C & 1600 & 4 B & 2580 & 6B & 3580 \\
\hline OD & 0680 & 2D & 1680 & 4C & 2600 & 6C & 3600 \\
\hline OE & 0700 & 2E & 1700 & 4D & 2680 & 6D & 3680 \\
\hline OF & 0780 & 2F & 1780 & 4E & 2700 & 6E & 3700 \\
\hline 10 & 0800 & 30 & 1800 & 4F & 2780 & 6 F & 3780 \\
\hline 11 & 0880 & 31 & 1880 & 50 & 2800 & 70 & 3800 \\
\hline 12 & 0900 & 32 & 1900 & 51 & 2880 & 71 & 3880 \\
\hline 13 & 0980 & 33 & 1980 & 52 & 2900 & 72 & 3900 \\
\hline 14 & 0 AOO & 33 & 1980 & 53 & 2980 & 73 & 3980 \\
\hline 15 & OA80 & 34 & 1 A00 & 54 & 2A00 & 74 & 3 A 00 \\
\hline 16 & OBOO & 35 & 1 A80 & 55 & 2A80 & 75 & 3A80 \\
\hline 17 & 0B80 & 36 & 1 BOO & 56 & 2B00 & 76 & 3B00 \\
\hline 18 & OCOO & 37 & 1880 & 57 & \(2 \mathrm{B80}\) & 77 & 3B80 \\
\hline 19 & 0C80 & 38 & 1 COO & 58 & 2 COO & 78 & 3 COO \\
\hline 1 A & 0D00 & 39 & \(1 \mathrm{C80}\) & 59 & 2C80 & 79 & 3 C 80 \\
\hline 1 B & 0 000 & 3A & 1000 & 5A & \(2 \mathrm{D00}\) & 7A & 3000 \\
\hline 1 C & OEOO & 3B & 1 D80 & 5B & \(2 \mathrm{D80}\) & 7B & 3D80 \\
\hline 1D & 0E80 & 3 C & 1 E00 & 5 C & 2E00 & 7C & 3E00 \\
\hline 1E & OF00 & 3D & 1 E80 & 5 D & 2E80 & 7 D & 3E80 \\
\hline 1 F & 0F80 * & 3E & 1 F00 & 5E & 2F00 & 7E & 3F00 \\
\hline 20 & 1000 & 3F & 1 F80 & 5F & 2F80 & 7F & 3F80 \\
\hline
\end{tabular}

STARTING ADDRESS \(=\) R6 *<800
\begin{tabular}{|l|c|}
\hline R6 & \begin{tabular}{c} 
START \\
ADDRESS
\end{tabular} \\
\hline 00 & 0000 \\
01 & 0800 \\
02 & 1000 \\
03 & 1800 \\
04 & 2000 \\
05 & 2800 \\
06 & 3000 \\
07 & 3800 \\
\hline
\end{tabular}

\section*{APPENDIX B}

\section*{B. CPU TO VDP ACCESS TIMES}
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ CONDITION } & MODE & \begin{tabular}{c} 
VDP \\
DELAY
\end{tabular} & \begin{tabular}{c} 
TIME WAITING FOR \\
AN ACCESS WINDOW
\end{tabular} & \begin{tabular}{c} 
TOTAL \\
TIME
\end{tabular} \\
\hline Active Display Area & Text & \(2 \mu \mathrm{~s}\) & \(0-1.1 \mu \mathrm{~s}\) & \(2-3.1 \mu \mathrm{~s}\) \\
\hline Active Display Area & \begin{tabular}{c} 
Graphics \\
I, II
\end{tabular} & \(2 \mu \mathrm{~s}\) & \(0-5.95 \mu \mathrm{~s}\) & \(2-8 \mu \mathrm{~s}\) \\
\hline \begin{tabular}{l}
\(4300 \mu \mathrm{~s}\) after Vertical \\
Interrupt Signal
\end{tabular} & All & \(2 \mu \mathrm{~s}\) & \(0 \mu \mathrm{~s}\) & \(2 \mu \mathrm{~s}\) \\
\hline \begin{tabular}{l} 
Register I \\
Blank Bit 0
\end{tabular} & All & \(2 \mu \mathrm{~s}\) & \(0 \mu \mathrm{~s}\) & \(2 \mu \mathrm{~s}\) \\
\hline \begin{tabular}{l} 
Active Display Area
\end{tabular} & Multicolor & \(2 \mu \mathrm{~s}\) & \(0-1.5 \mu \mathrm{~s}\) & \(2-3.5 \mu \mathrm{~s}\) \\
\hline
\end{tabular}

\section*{APPENDIX C}
C. PATTERN GRAPHICS ADDRESS LOCATION TABLES

GRAPHICS I MODE ADDRESS LOCATION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & ADDRESS TYPE & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 111 & 13 & COMMENTS \\
\hline \multirow[t]{3}{*}{1)} & \multirow[t]{3}{*}{PATTERN NAME ADDRESS} & \multicolumn{4}{|c|}{NTB} & & & & & & & & & & PATTERN NAME TABLE BASE (VDP REG2) \\
\hline & & \multicolumn{9}{|c|}{ROW} & & & & & PATTERN POSITION \\
\hline & & & & & & & & & & & \multicolumn{4}{|c|}{COLUMN} & \\
\hline \multirow[t]{3}{*}{2)} & PATTERN & \multicolumn{7}{|c|}{COLB} & & & & & & & PATTERN COLOR TABLE BASE (VDP REG3) \\
\hline & COLOR & & & & & & & & & 0 & & & & & ALWAYS " 0 " IN BIT 8 \\
\hline & ADDRESS & & & & & & & & & & & NAM & E 10 & & FIVE MOST SIGNIFICANT BITS OF NAME \\
\hline \multirow[t]{3}{*}{3)} & \multirow[t]{3}{*}{PATTERN GENERATOR ADDRESS} & & PG & & & & & & & & & & & & PATTERN GENERATOR TABLE BASE (VDP REG4) \\
\hline & & & & & & & & & AM & & & & & & ALL 8 BITS OF NAME \\
\hline & & & & & & & & & & & & & & & THREE LSB'S FORM PATTERN ROW POSITION \\
\hline
\end{tabular}

GRAPHICS II MODE ADDRESS LOCATION


TEXT MODE ADDRESS LOCATION


SPRITE ADDRESS LOCATION


MULTICOLOR ADDRESS LOCATION


\section*{APPENDIX D}

\section*{D. IC PINOUTS FOR TMS9918A/28A/29A AND TMS9118/28/29}

\({ }^{\dagger}\) Pins 35 to 38 are the only pins which vary for each device.
(2)```

