#### TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

MAY 1985-REVISED NOVEMBER 1985

This Data Sheet Is Applicable to All TMS4164s Symbolized with Code "A" as Described on Page 4-57.

- 65,536 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout in Dual-in-Line Package
- Performance Ranges:


	ACCESS	ACCESS	READ	READ-
	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS	<b>ADDRESS</b>	CYCLE	CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
'4164-12	120 ns	70 ns	230 ns	255 ns
4164-15	150 ns	85 ns	260 ns	290 ns
4164-20	200 ns	135 ns	330 ns	345 ns

- Upward Pin Compatible with TMS4116 (16K Dynamic RAM)
- First Military Version of 64K DRAM
- Also Available with MIL-STD-883B
   Processing and L(0°C to 70°C), E(-40°C to 85°C), S(-55°C to 100°C), or
   M(-55°C to 125°C) Temperature Ranges
- Operations of the TMS4164 Can Be Controlled by Tl's TMS4500A and/or THCT4501 Dynamic RAM Controllers
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
  - Operating . . . 135 mW (Typ)
  - Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology

(TOP	VIEW)
NC 1	716□ v <sub>SS</sub>
D <b>□</b> 2	15 CAS
⊽∐з	14∐ Q
RAS ☐ 4	13 🗖 🗚 6
A0 <b></b>	12 🗖 A3
A2∏6	11 🗖 🗛
A1 🛮 7	10∐ A5
VDD[8	9□ A7

FP PACKAGE

N PACKAGE



P	IN NOMENCLATURE
A0-A7	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
V <sub>DD</sub>	5-V Supply
VSS	Ground
l₩	Write Enable

#### description

The TMS4164 is a high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

4

The TMS4164 features  $\overline{\text{RAS}}$  access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation is 135 mW typical operating and 17.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64K RAMs that use this pin for an additional function.

The TMS4164 is offered in 16-pin dual-in-line plastic (N suffix) and 18-lead plastic chip carrier (FP suffix) packages. The dual-in-line plastic package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. The TMS4164 is guaranteed for operation from 0°C to 70°C.

#### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins AO through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins AO through A7 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modifywrite cycle,  $\overline{\text{CAS}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output goes active after the access time interval ta(C) that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a}(R)$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In an early write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the ouput buffer is in the high-impedance state unless  $\overline{CAS}$  is applied, The  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.




#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.


#### logic symbol †



 $<sup>^\</sup>dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



#### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage on any pin except VDD and data out (see Note 1)	-1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS	1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to VSS.

 Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.



#### TMS4164 65.536-BIT DYNAMIC RANDOM-ACCESS MEMORY

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
	V <sub>DD</sub> = 4.5 V	2.4		4.8	.,
VIН	$V_{DD} = 5.5 \text{ V}$	2.4		6	1 °
VIL	Low-level input voltage (see Notes 3 and 4)	-0.6		0.8	V
TA	Operating free-air temperature	0		70	°C

- NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
  - Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this
    occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST	TEST TMS4164-12		-12	TMS4164-15			T
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4			2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	Ī		0.4		·	0.4	V
ΙΙ	Input current (leakage)	V <sub>I</sub> = 0 V to 5.8 V, V <sub>DD</sub> = 5 V, All other pins = 0 V			± 10			± 10	μА
ю	Output current (leakage)	V <sub>O</sub> = 0.4 to 5.5 V, V <sub>DD</sub> = 5 V, CAS high			± 10			± 10	μА
lDD1 <sup>‡</sup>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		40	48		35	45	mA
IDD2 <sup>§</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5		3.5	5	mA
IDD3 <sup>‡</sup>	Average refresh current	t <sub>C</sub> = minimum cycle,  CAS high and RAS cycling,  All outputs open		28	40		25	37	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C</sub> (P) = minimum cycle,  RAS low and CAS cycling,  All outputs open		28	40		25	37	mA

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25 \,^{\circ}$ C and nominal supply voltages.



<sup>&</sup>lt;sup>‡</sup>Additional information on page 4-58.

 $<sup>^{\</sup>S}V_{IL}>-0.6V$ . See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TN	-20		
		CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4			٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	>
lį	Input current (leakage)	V <sub>I</sub> = 0 V to 5.8 V, V <sub>DD</sub> = 5 V All other pins = 0 V			± 10	μА
lo lo	Output current (leakage)	V <sub>O</sub> = 0.4 to 5.5 V, V <sub>DD</sub> = 5 V, CAS high			± 10	μΑ
I <sub>DD1</sub> ‡	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle All outputs open		27	37	mA
IDD2 <sup>§</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5	mA
IDD3‡	Average refresh current	t <sub>C</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		20	32	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		20	32	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25$  °C and nominal supply voltages. ‡Additional information on page 4-58.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f=1\,\text{MHz}$

	PARAMETER	TYP <sup>†</sup>	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	4	5	pF
C <sub>i(D)</sub>	Input capacitance, data input	4	5	pF
C <sub>i(RC)</sub>	Input capacitance strobe inputs	6	8	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	6	8	pF
Co	Output capacitance	5	6	pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25\,^{\circ}$ C and nominal supply voltages.

# switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER			ALT.	TMS4164-12		TMS4164-15		UNIT
		TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
tA(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	†CAC		70		85	ns
ta(R)	Access time from RAS	C <sub>L</sub> = 100 pF, t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>1</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	0	40	ns



<sup>&</sup>lt;sup>5</sup>V<sub>IL</sub>> − 0.6V. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

## switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	ALT.	TMS4164-20 MIN MAX		14807
		TEST CONDITIONS	SYMBOL.			UNIT
t <sub>a(C)</sub>	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	†CAC		135	ns
t <sub>a(R)</sub>	Access time from RAS	C <sub>L</sub> = 100 pF, t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> OFF	0	50	ns



#### timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 1)

		ALT.	TMS4	1164-12	TMS4164-15		UNI
		SYMBOL	MIN	MAX	MIN	MAX	UNI
t <sub>C</sub> (P)	Page-mode cycle time	tPC	130		145		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	230		260		ns
tc(W)	Write cycle time	twc	230		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	255		290		n
tw(CH)	Pulse duration, CAS high (precharge time) ‡	tCP	50		50		n
tw(CL)	Pulse duration, CAS low <sup>§</sup>	tCAS	70	10,000	85	10,000	n
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		100		n
tw(RL)	Pulse duration, RAS low	tRAS	120	10,000	150	10,000	n
tw(W)	Write pulse duration	twp	40		45		л
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	ŧΤ	3	50	3	50	n
t <sub>su(CA)</sub>	Column-address setup time	tASC	-5		-5		n
t <sub>su(RA)</sub>	Row-address setup time	†ASR	0		0		n
t <sub>su(D)</sub>	Data setup time	tDS	0		0	Ī	n
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		n
tsu(WCH)	Write-command setup time before CAS high	tCWL	50		50		n
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	50	•	50	Ì	n
th(CLCA)	Column-address hold time after CAS low	tCAH.	40		45		n
th(RA)	Row-address hold time	<sup>t</sup> RAH	15		20		n
th(RLCA)	Column-address hold time after RAS low	t <sub>AR</sub>	85		95		ก
th(CLD)	Data hold time after CAS low	†DHC	40		45		n
th(RLD)	Data hold time after RAS low	†DHR	85		95		п
th(WLD)	Data hold time after W low	tDHW	40		45		n
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0	ĺ	n
th(RHrd)	Read-command hold time after RAS high	tRRH	5		5		n
th(CLW)	Write-command hold time after CAS low	tWCH	40		45		n
th(RLW)	Write-command hold time after RAS low	tWCR	85		95		п
tRLCH	Delay time, RAS low to CAS high	tcsH	120		150		n
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	†CRP	0		0		n
tCLRH	Delay time, CAS low to RAS high	tRSH	70		85		n
	Delay time, CAS low to W low		1		0.5		
tCLWL	(read-modify-write cycle only)	tCWD	40		60		n
	Delay time, RAS low to CAS low (maximum		15	50	20		
<sup>t</sup> RLCL	value specified only to guarantee access time)	tRCD		50	20	65	n
	Delay time, RAS low to W low		140		100		
<sup>t</sup> RLWL	(read-modify-write cycle only)	tRWD	110		120		n
	Delay time, W low to CAS						
†WLCL	low (early write cycle)	twcs	-5		-5		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	<del> </del>	4	m

NOTE 1: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, ViL max and VIH min must be met at the 10% and 90% points.



 $<sup>^{\</sup>dagger}$  All cycle times assume  $t_t = 5$  ns.

<sup>&</sup>lt;sup>‡</sup>Page mode only.

<sup>§</sup> In a read-modify-write cycle, tCLWL and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, tRLWL and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).

# timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 1)

		ALT.	ALT. TMS4164-20	
		SYMBOL	MIN MA	X UN
t <sub>C</sub> (P)	Page-mode cycle time	tPC	225	ns
tc(rd)	Read cycle time <sup>†</sup>	<sup>t</sup> RC	330	ns
t <sub>c</sub> (W)	Write cycle time	twc	330	ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	345	ns
tw(CH)	Pulse duration, CAS high (precharge time)‡	<sup>t</sup> CP	80	ns
tw(CL)	Pulse duration, CAS low <sup>§</sup>	†CAS	135 10,00	O na
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	120	n:
tw(RL)	Pulse duration, RAS low	†RAS	200 10,00	10 n:
tw(W)	Write pulse duration	tWP	55	n
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	ŧΤ	3 6	iO n:
t <sub>su(CA)</sub>	Column-address setup time	†ASC	-5	n
t <sub>su(RA)</sub>	Row-address setup time	t <sub>ASR</sub>	0	n
t <sub>su(D)</sub>	Data setup time	t <sub>DS</sub>	0	n
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0	n
tsu(WCH)	Write-command setup time before CAS high	tCWL	60	n
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	<sup>t</sup> RWL	60	n
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	55	n
th(RA)	Row-address hold time	<sup>t</sup> RAH	25	n:
th(RLCA)	Column-address hold time after RAS low	t AR	120	n
th(CLD)	Data hold time after CAS low	<sup>†</sup> DHC	55	ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	145	n
th(WLD)	Data hold time after W low	tDHW	55	n
th(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0	ns
th(RHrd)	Read-command hold time after RAS high	trrh	5	ns
th(CLW)	Write-command hold time after CAS low	tWCH	55	ns
th(RLW)	Write-command hold time after RAS low	tWCR	145	ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	200	ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	†CRP	0	ns
tCLRH	Delay time, CAS low to RAS high	tRSH	135	ns
	Delay time, CAS low to W low			
tCLWL	(read-modify-write cycle only)	tCMD	65	ns
tou ou	Delay time, RAS low to CAS low (maximum	A	25	_
†RLCL	value specified only to guarantee access time)	tRCD	25 6	5 ns
******	Delay time, RAS low to W low		100	**
tRLWL	(read-modify-write cycle only)	tRWD	130	ns
	Delay time, W low to CAS			_
tWLCL	low (early write cycle)	twcs	-5	ns
t <sub>rf</sub>	Refresh time interval	†REF		4 ms

NOTE 1: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.



<sup>&</sup>lt;sup>†</sup> All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup> Page mode only.

In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing


Dynamic RAMs

4




early write cycle timing






<sup>&</sup>lt;sup>†</sup> The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from  $\overline{\text{CAS}}$  (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.

#### read-modify-write cycle timing








4

**Dynamic RAMs** 

NOTE 2: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated. 7 (pring) dis(CH) SCCA) (HS)(CH) FILCHtsu(RA) HAS CAS





TEXAS INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


**TEXAS** 

**INSTRUMENTS** POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

4


**Dynamic RAMs** 


#### RAS-only refresh timing



#### device symbolization


This data sheet is applicable to all TI TMS4164 Dynamic RAMs with the code "A" to the left of the date code as shown below:










#### TYPICAL CHARACTERISTICS












4-58


Dynamic RAMs











TEXAS INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001