

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12



ATTENTION


These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled *"Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies."*

- MIL-STD-883C High-Reliability Processed and -55°C to 100°C (S Designator) Temperature Range, 20-Pin 300-Mil Ceramic Sidebraced Package
- Dual Accessibility — One Port Sequential Access, One Port Random Access
- Four Cascaded 64-Bit Serial Shift Registers for Sequential Access Applications
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- $\overline{\text{TR}}/\overline{\text{Q\!E}}$ as Output Enable Allows Direct Connection of D, Q and Address Lines to Simplify System Design
- Random-Access Port Looks Exactly Like a SMJ4164
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- 65,536 \times 1 Organization
- Supported by TI's Video System Controller (VSC)
- Maximum Access Time from $\overline{\text{RAS}}$ Less Than 150 ns
- Minimum Cycle Time (Read or Write) Less Than 240 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs for Both Random and Serial Access
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation (SMJ4161-15)
 - Operating . . . 250 mW (Typical)
 - Standby . . . 80 mW (Typical)
- New SMOS (Scaled-MOS) N-Channel Technology
- $\overline{\text{SOE}}$ Simplifies Multiplexing of Serial Data Streams

JD PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0-A7	Address Inputs
CAS	Column-Address Strobe
D	Random-Access Data In
Q	Random-Access Data Out
RAS	Row-Address Strobe
SCLK	Serial Data Clock
SIN	Serial Data In
SOE	Serial Output Enable
SOUT	Serial Data Out
$\overline{\text{TR}}/\overline{\text{Q\!E}}$	Register Transfer/Q Output Enable
VDD	5-V Supply
VSS	Ground
W	Write Enable



SMJ4161

65,536-BIT MULTIPOINT VIDEO RAM

description

The SMJ4161 is a high-speed, dual-access 65,536-bit dynamic random-access memory. The random-access port makes the memory look like it is organized as 65,536 words of one bit each like the SMJ4164. The sequential access port is interfaced to an internal 256-bit dynamic shift register organized as four cascaded 64-bit shift registers which makes the memory look like it is organized as up to 256 words of up to 256 bits each which are accessed serially. One, two, three, or four 64-bit shift registers can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs. The SMJ4161 employs state-of-the-art SMOS (Scaled-MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4161 features full asynchronous dual access capability except when transferring data between the shift register and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift register also refreshes that row.


All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4161 is offered in a 20-pin ceramic dual-in-line package. It is guaranteed for operation from $T_A = -55^\circ\text{C}$ to $T_C = 100^\circ\text{C}$. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

random access address space to sequential address space mapping

The SMJ4161 is designed with each row divided into four, 64-column sections (see functional block diagram). The first column section to be shifted out is selected by the two most significant column address bits. If the two bits represent binary 00, then one to four registers can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) registers can be shifted out in order. If the two bits represent binary 10, then one to two of the most significant registers can be shifted out in order. Finally, if the two bits represent 11 only the most significant register can be shifted out. All registers are shifted out with the least significant bit (bit 0) first and the most significant bit (bit 63) last. Note that if the two column address bits equal 00 during the last register transfer cycle ($\overline{\text{TR}}/\overline{\text{QE}}$ at logic level "0" as $\overline{\text{RAS}}$ falls) a total of 256 bits can be sequentially read out.

functional block diagram



random-access operation

TR/QE

The TR/QE pin has two functions. First, it selects either register transfer or random-access operation as RAS falls, and second, if this is a random-access operation, it functions as an output enable after CAS falls.

To use the SMJ4161 in the random-access mode, TR/QE must be high as RAS falls. Holding TR/QE high as RAS falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be transferred, the shift registers must be connected to the bit lines. Holding TR/QE low as RAS falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once CAS has been pulled low, TR/QE controls when the data will appear at the Q output (if this is a read cycle). Whenever TR/QE is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (\overline{RAS}). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (\overline{CAS}). All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select activating the column decoder and the input and output buffers.

write enable (\overline{W})

The read or write mode is selected through the write enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. The falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as \overline{CAS} or $\overline{TR}/\overline{QE}$ is held high. Data will not appear on the output until after both \overline{CAS} and \overline{TR} have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t_{CQE} is greater than $t_{CQE\ MAX}$, and t_{RLCL} is greater than $t_{RLCL\ MAX}$. Likewise, $t_{a(C)\ MAX}$ is valid only if t_{RLCL} is greater than $t_{RLCL\ MAX}$. Once the output is valid, it will remain valid while \overline{CAS} and $\overline{TR}/\overline{QE}$ are both low; \overline{CAS} or $\overline{TR}/\overline{QE}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a delayed write or read-modify-write cycle, the output will follow the sequence for the read cycle. In a register transfer cycle, the output will always be in a high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless \overline{CAS} is applied, the \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and \overline{RAS} are applied to multiple 64K RAMs. \overline{CAS} is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, \overline{RAS} must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.



sequential access operation

$\overline{TR}/\overline{QE}$

Memory transfer operations involving parallel use of the shift register are first indicated by bringing $\overline{TR}/\overline{QE}$ low before \overline{RAS} falls low. This enables the switches connecting the 256 elements of the shift register to the 256 bit lines of the memory array. The \overline{W} line determines whether the data will be transferred from or to the shift registers.

write enable (\overline{W})

In the sequential access mode, \overline{W} determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, \overline{W} is held low as \overline{RAS} falls, and, to transfer from the memory array to the shift registers, \overline{W} is held high as \overline{RAS} falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of \overline{RAS} for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7, \overline{W} , and $\overline{TR}/\overline{QE}$ are latched on the falling edge of \overline{RAS} .

register column address (A7, A6)

To select one of the four shift registers (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when \overline{CAS} falls. However, the \overline{CAS} and register address signals need not be supplied every cycle, only when it is desired to change or select a new register.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view the shift registers as though it were made of 256 rising edge D flip-flops connected D to Q. The SMJ4161 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pin not only on the rising edge of SCLK but also after an access time of $t_{a(RSO)}$ from \overline{RAS} high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pin and is shifted out through the SOUT pin. The SMJ4161 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 6 ns after SCLK rises. These features make it possible to easily connect SMJ4161s together, to allow SOUT to be connected to SIN, and to give external circuitry a full SCLK cycle time to allow manipulation of the serial data. If SOUT is connected to SIN, the SCLK cycle time must include $t_{SU(SI)}$. When loading data into the shift register from the serial input in preparation for a shift-register-to-memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

\overline{SOE}

The serial output enable pin controls the impedance of the serial output, allowing multiplexing of more than one bank of SMJ4161 memories into the same external video circuitry. When \overline{SOE} is at a logic low level, SOUT will be enabled and the proper data read out. When \overline{SOE} is at a logic high level, SOUT will be disabled and be in the high-impedance state.

refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times.

SMJ4161
65,536-BIT MULTIPOINT VIDEO RAM

absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature	-55°C
Operating case temperature	100°C
Storage temperature range	-65°C to 150°C

†Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.75	5	5.25	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		V _{DD} +0.3	V
V _{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
T _A	Operating free-air temperature	-55			°C
T _C	Operating case temperature			100	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.

4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

Military Products



electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4161-15			SMJ4161-20			UNIT	
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
V _{OH}	High-level output voltage (Q, SOUT)	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage (Q, SOUT)	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10			μA	
I _O [‡]	Output current (leakage) (Q, SOUT)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V			± 10			μA	
I _{DD1}	Average operating current during read or write cycle	t _{c(rd)} = minimum cycle time, TR/QE low after RAS falls, [§] SCLK and SIN low, SOE high, No load on Q and SOUT			50	75	45	75	mA
I _{DD2} [¶]	Standby current	After 1 - RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on Q and SOUT			16	25	16	25	mA
I _{DD3}	Average refresh current	t _{c(rd)} = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/QE high, No load on Q and SOUT			42	60	37	60	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle time, RAS low, CAS cycling, TR/QE low after RAS falls, SCLK and SIN low, SOE high, No load on Q and SOUT			45	75	40	75	mA
I _{DD5}	Average shift register current (includes I _{DD2})	RAS and CAS high, No load on Q and SOUT, t _{c(SCLK)} = t _{c(SCLK)} min			30	45	30	45	mA
I _{DD6}	Worst case average DRAM and shift register current	t _{c(rd)} = minimum cycle time, t _{c(SCLK)} = minimum cycle time, TR/QE low after RAS falls, No load on Q and SOUT			85	100	85	100	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]SOUT output current (leakage) is guaranteed but not tested.

[§]See appropriate timing diagram.

[¶]V_{IL} > -0.6 V.

SMJ4161

65,536-BIT MULTI-PORT VIDEO RAM

capacitance over recommended supply voltage and operating temperature range, $f = 1 \text{ MHz}$

PARAMETER		TYP [†]	MAX	UNIT
$C_{i(A)}$	Input capacitance, address inputs	4		pF
$C_{i(D)}$	Input capacitance, data input	4		
$C_{i(RC)}$	Input capacitance, strobe inputs	8		
$C_{i(W)}$	Input capacitance, write enable input	8		
$C_{i(CK)}$	Input capacitance, serial clock	8		
$C_{i(SI)}$	Input capacitance, serial in	4		
$C_{i(SOE)}$	Input capacitance, serial output enable	4		
$C_{i(TR)}$	Input capacitance, register transfer input	4		
$C_{o(Q)}$	Output capacitance, random-access data	5		
$C_{o(SOUT)}$	Output capacitance, serial out	5		

[†]All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating temperature range (see Figure 1)

PARAMETER	TEST CONDITIONS [†]	ALT. SYMBOL	SMJ4161-15		SMJ4161-20		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$	Access time from $\overline{\text{CAS}}$	t_{CAC}	100		135		ns
$t_{a(QE)}$	Access time of Q from $\overline{\text{TR}}/\overline{\text{QE}}$ low		40		50		
$t_{a(R)}$	Access time from $\overline{\text{RAS}}$	t_{RAC}	150		200		
$t_{a(RSO)}$	SOUT access time from $\overline{\text{RAS}}$ high		65		85		
$t_{a(SOE)}$	Access time from $\overline{\text{SOE}}$ low to SOUT		45		50		
$t_{a(SO)}$	Access time from SCLK		45		55		
$t_{\text{dis(CH)}}$	Q output disable time from $\overline{\text{CAS}}$ high	t_{OFF}	40		40		
$t_{\text{dis(QE)}}$	Q output disable time from $\overline{\text{TR}}/\overline{\text{QE}}$ high		30		40		
$t_{\text{dis(SOE)}}$	Serial output disable time from $\overline{\text{SOE}}$ high		20		25		

[†]Figure 1 shows the load circuit; C_L values shown are typical for test system used.

timing requirements over recommended supply voltage range and operating temperature range

	ALT. SYMBOL	SMJ4161-15		SMJ4161-20		UNIT
		MIN	MAX	MIN	MAX	
$t_C(P)$ Page-mode cycle time	t_{PC}	160		225		ns
$t_C(rd)$ Read cycle time [†]	t_{RC}	240		315		ns
$t_C(W)$ Write cycle time	t_{WC}	240		315		ns
$t_C(TW)$ Transfer write cycle time [‡]		240		315		ns
$t_C(Trd)$ Transfer read cycle time		240		315		ns
$t_C(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	265		315		ns
$t_C(SCLK)$ Serial clock cycle time (see Note 5)	t_{SCC}	45	50,000	55	50,000	ns
$t_W(CH)$ Pulse duration, \overline{CAS} high (precharge time) [§]	t_{CP}	50		80		ns
$t_W(CL)$ Pulse duration, \overline{CAS} low [¶]	t_{CAS}	100	10,000	135	10,000	ns
$t_W(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		105		ns
$t_W(RL)$ Pulse duration, \overline{RAS} low [#]	t_{RAS}	150	10,000	200	10,000	ns
$t_W(W)$ Write pulse duration	t_{WP}	45		45		ns
$t_W(CKL)$ Pulse duration, SCLK low [¶]		20		20		ns
$t_W(CKH)$ Pulse duration, SCLK high [¶]		20		20		ns
$t_W(QE)$ $\overline{TR}/\overline{OE}$ pulse duration low time (read cycle)		50		50		ns
$t_{su}(CA)$ Column address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row address setup time	t_{ASR}	0		0		ns
$t_{su}(RW)$ \overline{W} setup time before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		0		ns
$t_{su}(rd)$ Read command setup time	t_{RCS}	5		5		ns
$t_{su}(WCL)$ Early write command setup time before \overline{CAS} low	t_{WCS}	-5		-5		ns
$t_{su}(WCH)$ Write command setup time before \overline{CAS} high	t_{CWL}	40		60		ns
$t_{su}(WRH)$ Write command setup time before \overline{RAS} high	t_{RWL}	40		60		ns
$t_{su}(TR)$ $\overline{TR}/\overline{OE}$ setup time before \overline{RAS} low		5		5		ns
$t_{su}(SI)$ Serial data setup time before SCLK high		6		6		ns
$t_H(SI)$ Serial data in hold time after SCLK high		3		3		ns
$t_H(CLCA)$ Column address hold time after \overline{CAS} low	t_{CAH}	45		55		ns
$t_H(RA)$ Row address hold time	t_{RAH}	20		25		ns
$t_H(RW)$ \overline{W} hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		30		30		ns
$t_H(RLCA)$ Column address hold time after \overline{RAS} low	t_{AR}	95		120		ns

Continued next page.

NOTES: 5. $t_C(SCLK)$ min is tested by connecting SIN to SOUT and test conditions include $t_{su}(SI)$, see paragraph entitled SIN and SOUT on page 5.

6. Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

7. System transition times (rise and fall) for \overline{CAS} , and SCLK are to be a minimum of 3 ns and a maximum of 50 ns.

[†]All cycle times assume $t_t = 5$ ns except $t_C(SCLK)$ which assumes $t_t = 3$ ns.

[‡]Multiple transfer write cycles require separation by either a 1- μ s \overline{RAS} -precharge interval or any other active \overline{RAS} -cycle.

[§]Page-mode only.

[¶]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_W(CL)$). This applies to page-mode read-modify-write also.

[#]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_W(RL)$).

[‡]This parameter is guaranteed but not tested.

SMJ4161
65,536-BIT MULTIPOINT VIDEO RAM

timing requirements over recommended supply voltage range and operating case temperature range (concluded)

	ALT. SYMBOL	SMJ4161-15		SMJ4161-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{h(CLD)}$ Data hold time after \overline{CAS} low	t_{DH}	60		80		ns
$t_{h(RLD)}$ Data hold time after \overline{RAS} low	t_{DHR}	110		145		ns
$t_{h(WLD)}$ Data hold time after \overline{W} low	t_{DH}	45		55		ns
$t_{h(Chrd)}$ Read command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_{h(RHrd)}$ Read command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_{h(CLW)}$ Write command hold time after \overline{CAS} low	t_{WCH}	60		80		ns
$t_{h(RLW)}$ Write command hold time after \overline{RAS} low	t_{WCR}	110		145		ns
$t_{h(RSO)}$ Serial data out hold time after \overline{RAS} low with $\overline{TR}/\overline{QE}$ low [†]		30		30		ns
$t_{h(SO)}$ Serial data out hold time after SCLK high		6		6		ns
$t_{h(TR)}$ $\overline{TR}/\overline{QE}$ hold time after \overline{RAS} low (transfer)		40		40		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLQEH} Delay time \overline{CAS} low to \overline{QE} high		100		135		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	100		135		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	65		75		ns
t_{CQE} Delay time, \overline{CAS} low to \overline{QE} low (maximum value specified only to guarantee $t_{a(QE)}$ access time)			60		85	ns
t_{RHSC} Delay time, \overline{RAS} high to SCLK high		80		80		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	50	30	65	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	135		150		ns
t_{CKRL} Delay time, SCLK high before \overline{RAS} low with $\overline{TR}/\overline{QE}$ low [‡]		10		10		ns
$t_{rf(MA)}$ Refresh time interval, memory array	t_{REF1}		4		4	ms
$t_{rf(SR)}$ Refresh time interval, shift register [§]	t_{REF2}		50,000		50,000	ns

NOTE 6: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, $V_{IL\ max}$ and $V_{IH\ min}$ must be met at the 10% and 90% points.

[†]This parameter is guaranteed but not tested.

[‡] $\overline{TR}/\overline{QE}$ may be high or low during $t_{w(RL)}$, but there cannot be any positive edge transitions on SCLK for a minimum of 10 ns prior to $\overline{TR}/\overline{QE}$ going low with \overline{RAS} low (i.e., before a transfer cycle).

[§]See "refresh" on page 8-7.

Military Products

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. EQUIVALENT LOAD CIRCUIT

SMJ4161
65,536-BIT MULTIPORT VIDEO RAM


read cycle timing




Military Products

8

early write cycle timing




page-mode read cycle timing



NOTES: 8. Timing is for non-multiplexed D, O, and Address lines.

9. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

page-mode write cycle timing




NOTES: 8. Timing is for non-multiplexed D, Q, and Address lines.
10. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

SMJ4161
65,536-BIT MULTI-PORT VIDEO RAM


page-mode read-modify-write cycle timing

Military Products




NOTES: 8. Timing is for non-multiplexed D, Q, and Address lines.
 11. A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

RAS-only refresh timing



SMJ4161
65,536-BIT MULTIPORT VIDEO RAM

shift register to memory timing



Military Products

8


NOTES: 12. The shift register to memory cycle is used to transfer data from the shift register to the memory array. Every one of the 256 locations in the shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted, either from a serial shift in or from a parallel load of the shift register from one of the memory array rows.

13. \overline{SOE} assumed low.

14. SCLK may be high or low during $t_w(RL)$.

15. Multiple transfer write cycles require either a 1- μ s \overline{RAS} -precharge interval or any other active \overline{RAS} cycle before initiation of the transfer write cycles and separation between any two consecutive transfer write cycles.


memory to shift register timing



- NOTES:
13. SOE assumed low.
 14. SCLK may be high or low during $t_w(RL)$.
 15. Multiple transfer write cycles require either a 500-ns \overline{RAS} -precharge interval or any other active \overline{RAS} cycle before initiation of the transfer write cycles and separation between any two consecutive transfer write cycles.
 16. The memory to shift register cycle is used to load the shift register in parallel from the memory array. Every one of the 256 locations in the shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift register may be either shifted out or written back into another row.

SMJ4161
65,536-BIT MULTIPOINT VIDEO RAM

serial data shift timing




- NOTES:
5. $t_c(SCLK)$ min is tested by connecting SIN to SOUT and test conditions include $t_{su}(SI)$, see paragraph entitled SIN and SOUT on page 5.
 17. While shifting data through the serial shift register, the state of $\overline{TR}/\overline{OE}$ is a don't care as long as $\overline{TR}/\overline{OE}$ is held high when \overline{RAS} goes low and $t_{su}(TR)$ and $t_h(TR)$ timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift register.
 18. When loading data into the shift register from the serial input in preparation for a shift-register-to-memory transfer operation, the serial clock must be clocked an even number of times.

Military Products

8

shift register to memory multiple timing



t_{CAS} and register address need not be supplied every cycle, only when it is desired to change or select a new register length.

NOTES: 13. S_{OE} assumed low.


19. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the S_{IN} line would be held at 0 to fill all locations in the shift register with 0's. The shift register would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.

20. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{CKRL} prior to RAS falling with TR/OE low.

SMJ4161
65,536-BIT MULTIPORT VIDEO RAM

Military Products

memory to shift register to memory multiple timing




t_{CAS} and t_{RAS} address need not be supplied every cycle, only when it is desired to change from one register to another.

NOTES: 13 assumed low.


20. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{CKRL} prior to RAS falling with $\overline{TR}/\overline{DE}$ low.

21. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.


I_{DD1}
vs
CYCLE TIME




I_{DD3}
vs
CYCLE TIME



I_{DD5}
vs
CYCLE TIME



I_{DD6}
vs
CYCLE TIME





SMJ4164

65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

NOVEMBER 1985

- 65,536 X 1 Organization
- DESC Approved
 - SMJ4164-15JDS DESC No. 8201006EX
 - SMJ4164-20JDS DESC No. 8201007EX
- Single 5-V Supply ($\pm 10\%$ Tolerance)
- JEDEC Standardized Pinout in Ceramic Dual-In-Line Package (JD Suffix)
- Upward Pin Compatible with '4116 (16K Dynamic RAM)
- Available Temperature Ranges with MIL-STD-883C High-Reliability Processing:
 - S . . . -55°C to 110°C
 - E . . . -40°C to 85°C
 - L . . . 0°C to 70°C
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operating . . . 125 mW (Typ)
 - Standby . . . 17.5 mW (Typ)
- Performance Ranges:

	ACCESS TIME (MAX)	ACCESS TIME (MAX)	READ OR WRITE CYCLE (MIN)	READ-MODIFY-WRITE CYCLE (MIN)
'4164-12	120 ns	70 ns	230 ns	260 ns
'4164-15	150 ns	85 ns	260 ns	285 ns
'4164-20	200 ns	135 ns	326 ns	345 ns
- New SMOS (Scaled-MOS) N-Channel Technology



PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

description

The SMJ4164 is a Military high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4164 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation is 125 mW typical operating and 17.5 mW typical standby.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS INSTRUMENTS
 POST OFFICE BOX 225012 • DALLAS, TEXAS 75262

Copyright © 1985, Texas Instruments Incorporated

SMJ4164

65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64K RAMs that use this pin for an additional function.

The SMJ4164 is offered in a 16-pin dual-in-line ceramic sidebrake package (JD suffix) and in a leadless ceramic chip carrier package (FG suffix). The JD package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers whereas the FG package is intended for surface mounting on solder lands on 1,27-mm (0.050-inch) centers. The FG package is a three-layer, 18-pad, rectangular ceramic chip carrier with dimensions of 7,37 × 10,8 × 1,65 mm (0.290 × 0.425 × 0.065 inches).

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data-out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54/74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and \overline{RAS} are applied to multiple 64K RAMs. \overline{CAS} is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, \overline{RAS} must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.

Military Products



SMJ4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

recommended operating conditions

		S VERSION			E VERSION			L VERSION			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
V _{DD}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
V _{SS}	Supply voltage	0			0			0			V
V _{IH}	High-level input voltage	2.4	V _{CC} +0.3		2.4	V _{CC} +0.3		2.4	V _{CC} +0.3		V
V _{IL}	Low-level input voltage (Notes 3 and 4)	-0.6	0.8		-0.6	0.8		-0.6	0.8		V
T _A	Operating free-air temperature	-55			-40			0			°C
T _C	Operating case temperature	110			85			70			°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SMJ4164-12			SMJ4164-15			UNIT
			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA	2.4			2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			0.4	V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5.5 V, All other pins = 0 V			± 10			± 10	μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, ••• high			± 10			± 10	μA
I _{DD1} [‡]	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		40	48		35	45	mA
I _{DD2} [§]	Standby current	After 1 memory cycle, R _{AS} and C _{AS} high, All outputs open		3.5	5		3.5	5	mA
I _{DD3} [‡]	Average refresh current	t _C = minimum cycle, C _{AS} high and R _{AS} cycling, All outputs open		28	40		25	37	mA
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle, R _{AS} low and C _{AS} cycling, All outputs open		28	40		25	37	mA

[†]All typical values are at T_C = 25°C and nominal supply voltages.

[‡]Additional information on page 8-46.

[§]V_{IL} > -0.6 V. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

SMJ4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4164-20			UNIT
		MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5.5 V, All other pins = 0 V			± 10 μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high			± 10 μA
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle All outputs open			27 37 mA
I _{DD2} [§]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open			3.5 5 mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open			20 32 mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open			20 32 mA

[†]All typical values are at T_C = 25°C and nominal supply voltages.

[‡]Additional information on page 8-46.

[§]V_{IL} > -0.6 V. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

capacitance over recommended supply voltage range and recommended temperature range, f = 1 MHz[†]

PARAMETER	SMJ4164		UNIT
	TYP [‡]	MAX	
C _{i(A)}	Input capacitance, address inputs	4 7	pF
C _{i(D)}	Input capacitance, data input	4 7	pF
C _{i(RC)}	Input capacitance, strobe inputs	8 10	pF
C _{i(W)}	Input capacitance, write enable input	8 10	pF
C _o	Output capacitance	5 8	pF

[†]These parameters are guaranteed but not tested.

[‡]All typical values are at T_C = 25°C and nominal supply voltages.

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

switching characteristics over recommended supply voltage range and recommended operating temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4164-12		SMJ4164-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 80$ pF, see Figure 1	t_{CAC}		70		85	ns
$t_{a(R)}$ Access time from \overline{RAS}	$C_L = 80$ pF, $t_{RLCL} = MAX$, see Figure 1	t_{RAC}		120		150	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS}	$C_L = 80$ pF, see Figure 1	t_{OFF}	0	40	0	40	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4164-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 80$ pF, see Figure 1	t_{CAC}		135	ns
$t_{a(R)}$ Access time from \overline{RAS}	$C_L = 80$ pF, $t_{RLCL} = MAX$, see Figure 1	t_{RAC}		200	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 80$ pF, see Figure 1	t_{OFF}	0	50	ns

SMJ4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and recommended operating temperature range

	ALT. SYMBOL	SMJ4164-12		SMJ4164-15		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}	130				ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	230				ns
$t_c(W)$ Write cycle time	t_{WC}					ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}			285		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		50		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	70	10,000	85	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	120	10,000	150	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		45		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	-5		-5		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		50		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		95		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	40		45		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	85		95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	40		45		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	40		45		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	85		95		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	70		85		ns

Continued next page.

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns.

[‡]Page-mode only.

[§]In a read-modify-cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$). This applies to page-mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

^{||}These parameters are guaranteed but not tested.

timing requirements over recommended supply voltage range and recommended operating temperature range (continued)

	ALT. SYMBOL	SMJ4164-12		SMJ4164-15		UNIT
		MIN	MAX	MIN	MAX	
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle)	t_{CWD}	40		60		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{OW} (maximum value specified only to guarantee access time)	t_{RCD}	15	45	20	50	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	85		100		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		-5		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

timing requirements over recommended supply voltage range and recommended operating temperature range (continued)

	ALT. SYMBOL	SMJ4164-20		UNIT
		MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}			ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}			ns
$t_{c(w)}$ Write cycle time	t_{WC}			ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	345		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	80		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	135	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	120		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	-5		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	80		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	80		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	140		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	80		ns

Continued next page.

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns.

[‡]Page-mode only.

[§]In a read-modify-cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_{w(CL)}$). This applies to page-mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and recommended operating temperature range (concluded)

	ALT SYMBOL	SMJ4164-20		UNIT
		MIN	MAX	
$t_{h(RLD)}$ Data hold time after \overline{RAS} low	t_{DHR}	145		ns
$t_{h(WLD)}$ Data hold time after \overline{W} low	t_{DHW}	55		ns
$t_{h(CHrd)}$ Read-command hold time after \overline{CAS} high [†]	t_{RCH}	0		ns
$t_{h(RHrd)}$ Read-command hold time after \overline{RAS} high [†]	t_{RRH}	5		ns
$t_{h(CLW)}$ Write-command hold time after \overline{CAS} low	t_{WCH}	80		ns
$t_{h(RLW)}$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	65		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	65	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	130		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

[†]These parameters are guaranteed but not tested.

Military Products

8

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY


early write cycle timing



Military Products

8

write cycle timing




† The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.



SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

read-write/read-modify-write cycle timing




Military Products

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY


page-mode write cycle timing

Military Products



NOTE 7: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

page-mode read-modify-write cycle timing




NOTE 8: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and the write timing specifications are not violated.




SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

RAS-only refresh timing




Military Products

IDD1 vs. CYCLE TIME




IDD3 vs. CYCLE TIME



- **262,144 X 1 Organization**
- **Single 5-V Supply**
- **JEDEC Standardized Pinout**
- **Upward Pin Compatible with SMJ4164 (64K Dynamic RAM)**
- **Performance Ranges:**

	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE (MIN)
	ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	
SMJ4256-15	150 ns	80 ns	260 ns
SMJ4256-20	200 ns	100 ns	330 ns

- **Long Refresh Period . . . 4 ms (Max)**
- **Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period**
- **On-Chip Substrate Bias Generator**
- **All Inputs, Outputs, and Clocks Fully TTL Compatible**
- **3-State Unlatched Output**
- **Common I/O Capability with "Early Write" Feature**
- **Power Dissipation as Low As**
 – Operating . . . 300 mW (Typ)
 – Standby . . . 12.5 mW (Typ)
- **MIL-STD-883C Class B High-Reliability Processing**



PIN NOMENCLATURE	
A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D	Data In
Q	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
V _{DD}	5-V Supply
V _{SS}	Ground
$\overline{\text{W}}$	Write Enable

- **$\overline{\text{RAS}}$ -Only Refresh Mode**
- **Hidden Refresh Mode**
- **$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Mode**
- **Full Military DRAM Temperature Range Operation . . . –55 °C to 110 °C**

description

The SMJ4256 is a high-speed, 262,144-bit dynamic random-access memory, organized as 262,144 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The SMJ4256 features maximum $\overline{\text{RAS}}$ access times of 150 ns or 200 ns. Typical power dissipation is as low as 300 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks are 125 mA typical, and a –0.5-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4256 is offered in a 16-pin ceramic dual-in-line package. It is guaranteed for operation from –55 °C to 110 °C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 225012 • DALLAS TEXAS 75265

Copyright © 1985, Texas Instruments Incorporated

SMJ4256

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In a read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A $\overline{\text{RAS}}$ -only operation can be used by holding $\overline{\text{CAS}}$ at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a " $\overline{\text{RAS}}$ -only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page mode


Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row

addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by $t_{w(RL)}$, the maximum RAS low pulse duration.

power-up

To achieve proper device operation, an initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles.


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SMJ4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram



Military Products

absolute maximum ratings over operating temperature range (unless otherwise noted)[†]

Voltage range for any pin including V _{DD} supply (see Note 1)	-1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature	-55°C
Operating case temperature	100°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.75	5	5.25	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		5	V
V _{IL}	Low-level input voltage (see Note 2)	-0.5		0.6	V
T _A	Operating free-air temperature	-55			°C
T _C	Operating case temperature			110	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

TEXAS
INSTRUMENTS

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4256-15			SMJ4256-20			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5 V, V _{DD} = 5 V, All other pins = 0 V to 5 V			± 10			µA	
I _O	Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10			µA	
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, Output open			60	75	45	60	mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, Output open			2.5	5	2.5	5	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, Output open			45	60	35	45	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, Output open			35	50	25	45	mA

†All typical values are at T_A = 25°C and nominal supply voltages.

**capacitance over recommended supply voltage range and operating temperature range,
f = 1 MHz**

PARAMETER	TYP†	UNIT
C _{i(A)}	4	pF
C _{i(D)}	4	pF
C _{i(RC)}	4	pF
C _{i(W)}	4	pF
C _o	5	pF

†All typical values are at T_A = 25°C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating temperature range

PARAMETER	TEST CONDITIONS†	ALT. SYMBOL	SMJ4256-15		SMJ4256-20		UNIT	
			MIN	MAX	MIN	MAX		
t _{a(C)}	Access time from $\overline{\text{CAS}}$	t _{RLCL} ≥ MAX, C _L = 80 pF, I _{OH} = -5 mA, I _{OL} = 4.2 mA	t _{CAC}	80	100		ns	
t _{a(R)}	Access time from $\overline{\text{RAS}}$	t _{RLCL} = MAX, C _L = 80 pF, I _{OH} = -5 mA, I _{OL} = 4.2 mA	t _{RAC}	150	200		ns	
t _{dis(CH)}	Output disable time after $\overline{\text{CAS}}$ high	C _L = 80 pF, I _{OH} = -5 mA, I _{OL} = 4.2 mA	t _{OFF}	0	30	0	35	ns

†Figure 1 shows the load circuit; C_L values shown are typical for test system used.

SMJ4256
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating temperature range

	ALT. SYMBOL	SMJ4256-15		SMJ4256-20		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	t_{PC}	145		190		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	205		250		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	260		330		ns
$t_c(W)$ Write cycle time	t_{WC}	260		330		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	315		390		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	60		80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	80	10,000	100	10,000	ns
$t_w(RH)P$ Pulse duration, \overline{RAS} high (page mode)	t_{RP}	120		120		ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (non-page mode)	t_{RPN}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	45		55		ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	5		5		ns
$t_{su}(D)$ Data setup time	t_{DS}	3		3		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	5		5		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		65		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		65		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	30		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		145		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	50		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	50		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns

Continued next page.

NOTES: 3. Timing measurements are referenced to V_{IL} max and V_{IH} min.

4. System transition times (rise and fall) for \overline{RAS} and \overline{CAS} are to be a minimum of 3 ns and a maximum of 50 ns.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

timing requirements over recommended supply voltage range and operating temperature range (concluded)

	ALT. SYMBOL	SMJ4256-15		SMJ4256-20		UNIT
		MIN	MAX	MIN	MAX	
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	5		5		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	80		100		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t_{CHR}	30		40		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t_{CSR}	30		35		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	85		90		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	70	35	100	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	155		190		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.
[†] \overline{CAS} -before- \overline{RAS} refresh only.

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. EQUIVALENT LOAD CIRCUIT

early write cycle timing



SMJ4256
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY


write cycle timing



†The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.


Military Products

read-write/read-modify-write cycle timing




† The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.

RAS-only refresh cycle timing



hidden refresh cycle timing[†]



[†]This timing is guaranteed but not tested.


- 16,384 X 4 Organization
- Single 5-V Supply ($\pm 10\%$ Tolerance)
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE	READ-MODIFY-WRITE CYCLE
	ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	(MIN)	(MIN)
'4416-12	120 ns	70 ns	230 ns	320 ns
'4416-15	150 ns	80 ns	260 ns	330 ns
'4416-20	200 ns	120 ns	330 ns	440 ns


- Available Temperature Ranges with MIL-STD-883C Class B High-Reliability Processing
 - S . . . -55°C to 100°C
 - E . . . -40°C to 85°C
 - L . . . 0°C to 70°C

- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or \bar{G} to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operation . . . 200 mW (Typ)
 - Standby . . . 17.5 mW (Typ)
- New SMOS (Scaled-MOS) N-Channel Technology

JD PACKAGE
(TOP VIEW)



FG PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0-A7	Address Inputs
$\bar{C}AS$	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
\bar{G}	Output Enable
$\bar{R}AS$	Row-Address Strobe
V_{DD}	5-V Supply
V_{SS}	Ground
\bar{W}	Write Enable

description

The SMJ4416 is a Military high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4416 features $\bar{R}AS$ access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks have been reduced to 60 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4416 is offered in 18-pin 300-mil ceramic side-braze dual-in-line and 18-pad ceramic chip-carrier packages. It is available in -55°C to 100°C , -40°C to 85°C , and 0°C to 70°C temperature ranges. Dual-in-line packages are designed for insertion in mounting-hole rows on 7,62 mm (300-mil) centers.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state allowing a write cycle with $\overline{\text{G}}$ grounded.

data in (DQ1 through DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In delayed or read-modify-write, $\overline{\text{G}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54/74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_a(\text{C})$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_a(\text{R})$ and $t_a(\text{E})$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{G}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{G}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing $\overline{\text{G}}$ high prior to applying data, thus satisfying $t_{\text{GH D}}$.

output enable ($\overline{\text{G}}$)

The $\overline{\text{G}}$ controls the impedance of the output buffers. When $\overline{\text{G}}$ is high, the buffers will remain in the high-impedance state. Bringing $\overline{\text{G}}$ low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until $\overline{\text{G}}$ or $\overline{\text{CAS}}$ is brought high.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ are applied to multiple 16K x 4 RAMs. $\overline{\text{CAS}}$ is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the $\overline{\text{RAS}}$ input must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight refresh cycles before proper device operation is achieved.

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.

recommended operating conditions

		S VERSION			E VERSION			L VERSION			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
V _{DD}	Supply voltage	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
V _{SS}	Supply voltage	0			0			0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V	2.4	4.8	2.4	4.8	2.4	4.8	2.4	4.8	V
		V _{DD} = 5.5 V	2.4	5.8	2.4	5.8	2.4	5.8	2.4	5.8	
V _{IL}	Low-level input voltage	V _{IK}	0.8		V _{IK}	0.8		V _{IK}	0.8		V
T _A	Operating free-air temperature	-55			-40			0			°C
T _C	Operating case temperature	100			85			70			°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4416-12			UNIT
		MIN	TYP†	MAX	
V _{IK}	Input clamp voltage I _I = -15 mA, see Figure 1			-1.2	V
V _{OH}	High-level output voltage I _{OH} = -2 mA		2.4		V
V _{OL}	Low-level output voltage I _{OL} = 4.2 mA			0.4	V
I _I	Input current (leakage) V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			±10	µA
I _O	Output current (leakage) V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10	µA
I _{DD1} ‡	Average operating current during read or write cycle At t _c = minimum cycle			54	mA
I _{DD2} ‡	Standby current (see Note 3) After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high		3.5	5	mA
I _{DD3} ‡	Average refresh current t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high			46	mA
I _{DD4} ‡	Average page-mode current t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling			46	mA

†All typical values are at T_C = 25°C and nominal supply voltages.

‡I_{DD1}-I_{DD4} are measured with open outputs.

NOTE 3: V_{IL} ≥ -0.6 V on all inputs.

SMJ4416
16,384-WORD BY 4-BIT DYNAMIC RAM

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4416-15			SMJ4416-20			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}	Input clamp voltage	I _I = -15 mA, see Figure 1			-1.2			V	
V _{OH}	High-level output voltage	I _{OH} = -2 mA			2.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			±10			µA	
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10			µA	
I _{DD1} ‡	Average operating current during read or write cycle	At t _C = minimum cycle			40	48	35	42	mA
I _{DD2} ‡	Standby current (see Note 3)	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high			3.5	5	3.5	5	mA
I _{DD3} ‡	Average refresh current	t _C = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high			25	40	21	34	mA
I _{DD4} ‡	Average page-mode current	t _{RD1} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling			25	40	21	34	mA

†All typical values are at T_C = 25°C and nominal supply voltages.

‡I_{DD1}-I_{DD4} are measured with open outputs.

NOTE 3: V_{IL} ≥ -0.6 V on all inputs.

capacitance over recommended supply voltage range and recommended temperature range,

f = 1 MHz†

PARAMETER	SMJ4416		UNIT	
	TYP‡	MAX		
C _{i(A)}	Input capacitance, address inputs	5	7	pF
C _{i(RC)}	Input capacitance, strobe inputs	8	10	pF
C _{i(W)}	Input capacitance, write enable input	8	10	pF
C _{i/o}	Input/output capacitance, data ports	8	10	pF

†These parameters are guaranteed but not tested.

‡All typical values are at T_C = 25°C and nominal supply voltages.

switching characteristics over recommended supply voltage range and recommended operating temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4416-12		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 54 TTL gates	t_{CAC}	70		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, $C_L = 100$ pF Load = 2 Series, 54 TTL gates	t_{RAC}	120		ns
$t_{a(G)}$ Access time after \overline{G} low	$C_L = 100$ pF, Load = 2 Series 54 TTL gates		30		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 54 TTL gates	t_{OFF}	0	30	ns
$t_{dis(G)}$ Output disable time after \overline{G} high	$C_L = 100$ pF, Load = 2 Series 54 TTL gates		0	30	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4416-15		SMJ4416-20		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 54 TTL gates	t_{CAC}	80		120		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, $C_L = 100$ pF Load = 2 Series 54 TTL gates	t_{RAC}	150		200		ns
$t_{a(G)}$ Access time after \overline{G} low	$C_L = 100$ pF, Load = 2 Series 54 TTL gates		40		50		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 54 TTL gates	t_{OFF}	0	30	0	40	ns
$t_{dis(G)}$ Output disable time after \overline{G} high	$C_L = 100$ pF, Load = 2 Series 54 TTL gates		0	30	0	40	ns

SMJ4416
16,384-WORD BY 4-BIT DYNAMIC RAM

timing requirements over recommended supply voltage range and recommended operating temperature range

	ALT. SYMBOL	SMJ4416-12		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}			ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}			ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	315		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	40		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	70		ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	120	5000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	30		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	35		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	40		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	90		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	30		ns
$t_h(RHrd)$ Read-command hold time after \overline{CAS} high	t_{RRH}	10		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	40		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	70		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle) [#]	t_{CWD}	120		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{W} low (maximum value specified only to guarantee access time)	t_{RCD}	20	50	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{RWD}	170		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		ns
t_{GHD} Delay time, \overline{G} high before data applied at DQ		30		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

[†] All cycle times assume $t_t = 5$ ns.

[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_{w(CL)}$.

[¶] In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_{w(RL)}$.

^{||} These parameters are guaranteed but not tested.

[#] Necessary to insure \overline{G} has disabled the output buffers prior to applying data to the device.

timing requirements over recommended supply voltage range and operating case temperature range

	ALT. SYMBOL	SMJ4416-15		SMJ4416-20		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}	140				ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	260		330		ns
$t_c(W)$ Write cycle time	t_{WC}					ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RW}			440		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	80	5000	120	5000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	150	5000			ns
$t_w(W)$ Write pulse duration	t_{WP}	40		50		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		80		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		80		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		50		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	110		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	60		80		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}			160		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	40		50		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		10		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		80		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	130		160		ns
t_{RLCH} Delay time, \overline{CAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	80		120		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{CWD}	120		150		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{W} low (maximum delay specified only to guarantee access time)	t_{RCD}	20	70	25	80	ns
t_{RLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{RWD}	190		230		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		-5		ns
t_{GHD} Delay time, \overline{G} high before data applied at DQ		30		40		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

[†] All cycle times assume $t_t = 5$ ns.


[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$.

[¶] In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_w(RL)$.

^{||} This parameter is guaranteed but not tested.


PARAMETER MEASUREMENT INFORMATION




NOTE 4: Each input is tested separately.

FIGURE 1. INPUT CLAMP VOLTAGE TEST CIRCUIT

read cycle timing




early write cycle timing



SMJ4416
16,384-WORD BY 4-BIT DYNAMIC RAM


write cycle timing



Military Products

8


read-write/read-modify-write cycle timing




Military Products



page-mode write cycle timing




NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.




Military Products

RAS-only refresh timing



I_{DD1} VS CYCLE TIME



ACCESS TIME DERATING CURVE

