

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12



ATTENTION

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled *"Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies."*

TM4161EP5

65,536 BY 5-BIT MULTIPORT VIDEO RAM MODULE


JULY 1984 — REVISED NOVEMBER 1985

- 65,536 X 5 Organization
- Single 5-V Supply (10% Tolerance)
- 35-Pin Single-in-Line Package (SIP)
- Utilizes Five Multiport Video RAMs in Plastic Chip Carriers
- Serial In/Serial Out Capability
- Dual Accessibility — One Port Sequential Access, One Port Random Access
- Five Serial Shift Registers for Sequential Access Applications, Each Comprised of Four Cascaded 64-Bit Segments
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- $\overline{TR}/\overline{QE}$ as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- Supported by TI's TMS34061 Video System Controller (VSC)
- \overline{SOE} Simplifies Multiplexing of Serial Data Streams
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE
	ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	(MIN)
TM4161EP5-15	150 ns	100 ns	240 ns
TM4161EP5-20	200 ns	135 ns	315 ns

- Separate \overline{CAS} Control with Common Data-In and Data-Out Lines
- Low Power Dissipation:
 - Operating . . . 1250 mW (Typ)
 - Standby . . . 400 mW (Typ)
- Operating Free-Air Temperature . . . 0°C to 70°C

**P SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE

A0-A7	Address Inputs
$\overline{CAS1}$ - $\overline{CAS5}$	Column-Address Strobes
DQ1-DQ5	Random-Access Data In/Data Out
\overline{RAS}	Row-Address Strobe
SCLK	Serial Data Clock
SIN1-SIN5	Serial Data In
\overline{SOE}	Serial Output Enable
SOUT1-SOUT5	Serial Data Out
$\overline{TR}/\overline{QE}$	Register Transfer/Q Output Enable
VDD	5-V Supply
VSS	Ground
W	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


TEXAS INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

TM4161EP5

65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

description

The TM4161EP5 is a 320K dual-access dynamic random-access memory module organized as 65,536 × 5-bits in a 35-pin single-in-line package comprising five TMS4161FML, 65,536 × 1-bit Multipoint Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with five decoupling capacitors. The random-access port makes the module look like it is organized as 65,536 words of five bits each. The sequential-access port is interfaced to five internal 256-bit dynamic shift registers each organized as four cascaded 64-bit shift register segments which are accessed serially. One, two, three, or four 64-bit shift register segments can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs.

The TM4161EP5 features full asynchronous dual access capability except when transferring data between the shift registers and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift registers also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TM4161EP5 is guaranteed for operation from 0°C to 70°C.



5


Dynamic RAM Modules

functional block diagram



TM4161EP5
65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

TMS4161 functional block diagram



random-access address space to sequential address space mapping

The TM4161EP5 is designed with each row divided into four, 64-column sections which map directly onto the four segments of each shift register (see TMS4161 functional block diagram). The first column section to be shifted out is selected by the two most-significant column-address bits. If the two bits represent binary 00, then one to four register segments can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) register segments can be shifted out in order. If the two bits represent 10, then one to two of the most-significant register segments can be shifted out in order. Finally, if the two bits represent 11 only the most-significant register segment can be shifted out. All register segments are shifted out with the least-significant bit (bit 0) first and the most-significant bit (bit 63) last. Note that if the two column-address bits equal 00 during the last register transfer cycle ($\overline{TR}/\overline{OE}$ at logic level "0" as RAS falls) a total of 256 bits can be sequentially read out of each serial output pin.

random-access operation

$\overline{\text{TR}}/\overline{\text{QE}}$

The $\overline{\text{TR}}/\overline{\text{QE}}$ pin has two functions. First, it selects either register transfer or random-access operation as $\overline{\text{RAS}}$ falls, and second, during a random-access operation, it functions as an output enable after $\overline{\text{CAS}}$ falls.

To use the TM4161EP5 in the random-access mode, $\overline{\text{TR}}/\overline{\text{QE}}$ must be high as $\overline{\text{RAS}}$ falls. Holding $\overline{\text{TR}}/\overline{\text{QE}}$ high as $\overline{\text{RAS}}$ falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding $\overline{\text{TR}}/\overline{\text{QE}}$ low as $\overline{\text{RAS}}$ falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once $\overline{\text{CAS}}$ has been pulled low, $\overline{\text{TR}}/\overline{\text{QE}}$ controls when the data will appear at the Q output (if this is a read cycle). Whenever $\overline{\text{TR}}/\overline{\text{QE}}$ is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and outputs buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4161EP5 dictates the use of early write cycles to prevent contention on DQ. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ5)

Data is written during a write or read-modify-write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ5)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{QE}}$ is held high. Data will not appear on the output until after both $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{QE}}$ have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t_{CQE} is greater than $t_{\text{CQE MAX}}$, and t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Likewise, $t_{\text{a(C) MAX}}$ is valid only if t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Once the output is valid, it will remain valid while $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{QE}}$ are both low; $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{QE}}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will always be in a high-impedance state.

Dynamic RAM Modules 5

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M5, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

sequential-access operation

$\overline{\text{TR}}/\overline{\text{OE}}$

Memory transfer operations involving parallel use of the shift registers are first indicated by bringing $\overline{\text{TR}}/\overline{\text{OE}}$ low before $\overline{\text{RAS}}$ falls low. This enables the switches connecting the 256 elements of the shift registers to the 256 bit lines of the memory array. The $\overline{\text{W}}$ line determines whether the data will be transferred from or to the shift registers.

write enable ($\overline{\text{W}}$)

In the sequential-access mode, $\overline{\text{W}}$ determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, $\overline{\text{W}}$ is held low as $\overline{\text{RAS}}$ falls, and, to transfer from the memory array to the shift registers, $\overline{\text{W}}$ is held high as $\overline{\text{RAS}}$ falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of $\overline{\text{RAS}}$ for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7, $\overline{\text{W}}$, and $\overline{\text{TR}}/\overline{\text{OE}}$ are latched on the falling edge of $\overline{\text{RAS}}$.

register column address (A7, A6)

To select one of the four shift register segments within each shift register (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when $\overline{\text{CAS}}$ falls. However, the $\overline{\text{CAS}}$ and segment address signals need not be supplied every transfer cycle, only when it is desired to change or select a new segment.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view each shift register as though it were made of 256 rising edge D flip-flops connected D to Q. The TM4161EP5 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pins not only on the rising edge of SCLK but also after an access time of $t_a(\text{RSO})$ from $\overline{\text{RAS}}$ high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pins and is shifted out through the SOUT pins. The TM4161EP5 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least

8 ns after SCLK rises. When loading data into the shift registers from the serial inputs in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

SOE

The serial output enable pin controls the impedance of the serial outputs, allowing multiplexing of more than one bank of TM4161EP5 memories into the same external video circuitry. When SOE is at a logic low level, the SOUTs will be enabled and the proper data read out. When SOE is at a logic high level, the SOUTs will be disabled and be in the high-impedance state.

refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift registers have remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift registers.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin except VDD and data out (see Note 1)	- 1.5 V to 10 V
Voltage range on VDD supply and data out with respect to VSS	- 1 V to 6 V
Short circuit output current	50 mA
Power dissipation	5 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	- 65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		VDD+0.3	V
VIL	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
TA	Operating free-air temperature		0	70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.
4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

5
Dynamic RAM Modules

TM4161EP5
65,536 BY 5-BIT MULTI-PORT VIDEO RAM MODULE

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4161EP5-15			TM4161EP5-20			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{OH}	High-level output voltage (DQ1-DQ5, SOUT1-SOUT5)	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage (DQ1-DQ5, SOUT1-SOUT5)	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			±10			μA	
I _O	Output current (leakage) (DQ1-DQ5, SOUT1-SOUT5)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V			±10			μA	
I _{DD1}	Average operating current during read or write cycle	t _{c(rd)} = minimum cycle time, TR/OE low after RAS falls,‡ SCLK and SIN low, SOE high, No load on DQ1-DQ5 and SOUT1-SOUT5			250	350	250	350	mA
I _{DD2} [§]	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on DQ1-DQ5 and SOUT1-SOUT5			80	100	80	100	mA
I _{DD3}	Average refresh current	t _{rr} = minimum cycle time, RAS high, RAS cycling, SCLK and SIN low, SOE high, TR/OE high, No load on DQ1-DQ5 and SOUT1-SOUT5			210	275	185	250	mA
I _{DD4}	Average page-mode current	t _{c(p)} = minimum cycle time, RAS low, CAS cycling, TR/OE low after RAS falls, SCLK and SIN low, SOE high, No load on DQ1-DQ5 and SOUT1-SOUT5			225	275	200	250	mA
I _{DD5}	Average shift register current (includes I _{DD2})	RAS and CAS high, t _{c(SCLK)} = t _{c(SCLK)} min, No load on DQ1-DQ5 and SOUT1-SOUT5			150	200	150	200	mA
I _{DD6}	Worst case average DRAM and shift register current	t _{c(rd)} = minimum cycle time, t _{rr} = minimum cycle time, RAS low after RAS falls, No load on DQ1-DQ5 and SOUT1-SOUT5			425	475	400	450	mA

†All typical values are at T_A = 25 °C and nominal supply voltages.

‡See appropriate timing diagram.

§V_{IL} > -0.6 V

TM4161EP5
65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

capacitance over recommended supply voltage and operating free-air temperature range, $f = 1 \text{ MHz}$

PARAMETER		MAX	UNIT
$C_i(\text{A})$	Input capacitance, address inputs	35	pF
$C_i(\text{DQ})$	Input capacitance, data inputs	25	
$C_i(\text{RC})$	Input capacitance, strobe inputs	50	
$C_i(\text{W})$	Input capacitance, write enable input	50	
$C_i(\text{CK})$	Input capacitance, serial clock	50	
$C_i(\text{SI})$	Input capacitance, serial in	25	
$C_i(\text{SOE})$	Input capacitance, serial output enable	30	
$C_i(\text{TR})$	Input capacitance, register transfer input	35	
$C_o(\text{SOUT})$	Output capacitance, serial out	35	

†All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

PARAMETER	TEST CONDITIONS†	ALT. SYMBOL	TM4161EP5-15		TM4161EP5-20		UNIT
			MIN	MAX	MIN	MAX	
$t_a(\text{C})$	Access time from $\overline{\text{CAS}}$	$C_L = 100 \text{ pF}$		100		135	ns
$t_a(\text{QE})$	Access time of Q from $\overline{\text{TR}}/\overline{\text{QE}}$ low	$C_L = 100 \text{ pF}$		40		50	
$t_a(\text{R})$	Access time from $\overline{\text{RAS}}$	$t_{\text{RLCL}} = \text{MAX},$ $C_L = 100 \text{ pF}$	t_{RAC}	150		200	
$t_a(\text{RSO})$	SOUT access time from $\overline{\text{RAS}}$ high	$C_L = 30 \text{ pF}$		65		85	
$t_a(\text{SOE})$	Access time from $\overline{\text{SOE}}$ low to SOUT	$C_L = 30 \text{ pF}$		30		30	
$t_a(\text{SO})$	Access time from SCLK	$C_L = 30 \text{ pF}$		45		50	
$t_{\text{dis}}(\text{CH})^\ddagger$	Q output disable time from $\overline{\text{CAS}}$ high	$C_L = 100 \text{ pF}$	t_{OFF}	40		40	
$t_{\text{dis}}(\text{QE})^\ddagger$	Q output disable time from $\overline{\text{TR}}/\overline{\text{QE}}$ high	$C_L = 100 \text{ pF}$		40		40	
$t_{\text{dis}}(\text{SOE})^\ddagger$	Serial output disable time from $\overline{\text{SOE}}$ high	$C_L = 30 \text{ pF}$		30		30	

†Figure 1 shows the load circuit.

‡The maximum values for $t_{\text{dis}}(\text{CH})$, $t_{\text{dis}}(\text{QE})$, and $t_{\text{dis}}(\text{SOE})$ define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .

TM4161EP5
65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4161EP5-15		TM4161EP5-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	160		225		ns
$t_{c(rd)}$ Read cycle time ¹	t_{RC}	240		315		ns
$t_{c(W)}$ Write cycle time	t_{WC}	240		315		ns
$t_{c(TW)}$ Transfer write cycle time ²		240		315		ns
$t_{c(Trd)}$ Transfer read cycle time		240		315		ns
$t_{c(SCLK)}$ Serial-clock cycle time	t_{SCC}	45	50,000	50	50,000	ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) ³	t_{CP}	50		80		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	100	10,000	135	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		105		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	150	10,000	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	45		45		ns
$t_{w(CKL)}$ Pulse duration, SCLK low		10		10		ns
$t_{w(CKH)}$ Pulse duration, SCLK high		12		12		ns
$t_{w(QE)}$ $\overline{TR}/\overline{OE}$ pulse duration low time (read cycle)		40		40		ns
t_t Transition times (rise and fall) \overline{RAS} , \overline{CAS} , and SCLK	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(RW)}$ \overline{W} setup time before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	-5		-5		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		60		ns
$t_{su(TR)}$ $\overline{TR}/\overline{OE}$ setup time before \overline{RAS} low		0		0		ns
$t_{su(SI)}$ Serial-data setup time before SCLK high		6		6		ns
$t_h(SI)$ Serial-data-in hold time after SCLK high		3		3		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	45		55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RW)$ \overline{W} hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		20		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	95		120		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	60		80		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	110		145		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns

(Continued next page.)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

¹All cycle times assume $t_t = 5$ ns except $t_{c(SCLK)}$ which assumes $t_t = 3$ ns.

²Multiple transfer write cycles require separation by either a 500-ns \overline{RAS} -precharge interval or any other active \overline{RAS} -cycle.

³Page-mode only.

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM4161EP5-15		TM4161EP5-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{h(RHrd)}$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_{h(CLW)}$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		80		ns
$t_{h(RLW)}$ Write-command hold time after \overline{RAS} low	t_{WCR}	110		145		ns
$t_{h(RSO)}$ Serial-data-out hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		30		30		ns
$t_{h(SO)}$ Serial-data-out hold time after SCLK high		8		8		ns
$t_{h(TR)}$ $\overline{TR}/\overline{OE}$ hold time after \overline{RAS} low (transfer)		20		20		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLQEH} Delay time, \overline{CAS} low to \overline{OE} high		100		135		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{OE} high	t_{RSH}	100		135		ns
t_{CQE} Delay time, \overline{CAS} low to \overline{OE} low (maximum value specified only to guarantee $t_{w(OE)}$ access time)			60		85	ns
t_{RHSC} Delay time, \overline{OE} high to SCLK high		80	50,000	80	50,000	ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{OE} low (maximum value specified only to guarantee access time)	t_{RCD}	25	50	30	65	ns
t_{CKRL} Delay time, SCLK high before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low [†]		10	50,000	10	50,000	ns
$t_{rf(MA)}$ Refresh time interval, memory array	t_{REF1}		4		4	ms
$t_{rf(SR)}$ Refresh time interval, shift register [#]	t_{REF2}		50,000		50,000	ns

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]SCLK may be high or low during $t_{w(RL)}$, but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to \overline{RAS} going low with $\overline{TR}/\overline{OE}$ low (i.e., before a transfer cycle).

[#]See "refresh" on page 5-9.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


TM4161EP5
65,536 BY 5-BIT MULTI-PORT VIDEO RAM MODULE

read cycle timing




5 Dynamic RAM Modules

early write cycle timing



TM4161EP5
65,536 BY 5-BIT MULTIPORT VIDEO RAM MODULE


page-mode read cycle timing




NOTES: 6. Timing is for non-multiplexed DQ and address lines.
7. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

TM4161EP5
65,536 BY 5-BIT MULTI-PORT VIDEO RAM MODULE

RAS-only refresh timing



shift register to memory timing




- NOTES:
9. The shift register to memory cycle is used to transfer data from the shift registers to the memory array. Every one of the 256 locations in each shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted, either from a serial shift in or from a parallel load of the shift registers from one of the memory array rows.
 10. $t_{su(RA)}$ assumed low.
 11. SCLK may be high or low during $t_w(RL)$.

TM4161EP5
65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE


memory to shift register timing

5 Dynamic RAM Modules



- NOTES: 10. \overline{SOE} assumed low.
 11. SCLK may be high or low during $t_w(RL)$.
 12. The memory to shift register cycle is used to load the shift registers in parallel from the memory array. Every one of the 256 locations in each shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift registers may be either shifted out or written back into another row.

serial data shift timing




- NOTES: 13. When loading data into the shift registers from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.
14. While shifting data through the serial shift registers, the state of $\overline{TR}/\overline{QE}$ is a don't care as long as $\overline{TR}/\overline{QE}$ is held high when \overline{RAS} goes low and $t_{su}(TR)$ and $t_h(TR)$ timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift registers.

5

Dynamic RAM Modules

TM4161EP5
65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

shift register to memory multiple timing



^tCAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length.


NOTES: 10 ^{SOE} assumed low.

15. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN lines would be held at 0 to fill all locations in the shift registers with 0's. The shift registers would then be written into all 256 rows of the memory array in 256 cycles. The random output ports (DQ1-DQ5) will be in a high-impedance state as long as register transfer cycles are selected.

16. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_cKRL prior to RAS falling with TR/OE low.

**TM4161EP5
65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE**

TI single-in-line package nomenclature



5

Dynamic RAM Modules

TM4161EV4

65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE


JULY 1984 — REVISED NOV 84 . . . 1985

- 65,536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 31-Pin Single-in-Line Package (SIP)
- Utilizes Four Multipoint Video RAMs in Plastic Chip Carriers
- Serial In/Serial Out Capability
- Dual Accessibility — One Port Sequential Access, One Port Random Access
- Four Serial Shift Registers for Sequential Access Applications, Each Comprised of Four Cascaded 64-Bit Segments
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- $\overline{TR}/\overline{OE}$ as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- Supported by TI's TMS34061 Video System Controller (VSC)
- \overline{SOE} Simplifies Multiplexing of Serial Data Streams
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4161EV4-15	150 ns	100 ns	240 ns
TM4161EV4-20	200 ns	135 ns	315 ns

- Separate \overline{CAS} Control with Common Data-In and Data-Out Lines
- Low Power Dissipation:
 - Operating . . . 1000 mW (Typ)
 - Standby . . . 320 mW (Typ)
- Operating Free-Air Temperature . . . 0°C to 70°C

V SINGLE-IN-LINE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0-A7	Address Inputs
$\overline{CAS1}$ - $\overline{CAS4}$	Column-Address Strokes
DQ1-DQ4	Random-Access Data In/Data Out
\overline{RAS}	Row-Address Strobe
SCLK	Serial Data Clock
SIN1-SIN4	Serial Data In
\overline{SOE}	Serial Output Enable
SOUT1-SOUT4	Serial Data Out
$\overline{TR}/\overline{OE}$	Register Transfer/Q Output Enable
VDD	5-V Supply
VSS	Ground
\overline{W}	Write Enable

5

Dynamic RAM Modules

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


TEXAS INSTRUMENTS
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

5-25

TM4161EV4 65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

description

The TM4161EV4 is a 256K dual-access dynamic random-access memory module organized as 65,536 × 4-bits in a 31-pin single-in-line package comprising four TMS4161FML, 65,536 × 1-bit Multipoint Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with four decoupling capacitors. The random-access port makes the memory look like it is organized as 65,536 words of four bits each. The sequential access port is interfaced to four internal 256-bit dynamic shift registers each organized as four cascaded 64-bit shift register segments which are accessed serially. One, two, three, or four 64-bit shift register segments can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs.


The TM4161EV4 features full asynchronous dual access capability except when transferring data between the shift registers and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with \overline{RAS} in order to retain data. \overline{CAS} can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift registers also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TM4161EV4 is guaranteed for operation from 0°C to 70°C.

functional block diagram



TM4161EV4
65,536 BY 4-BIT MULTI-PORT VIDEO RAM MODULE

TMS4161 functional block diagram



random-access address space to sequential-address space mapping

The TM4161EV4 is designed with each row divided into four, 64-column sections which map directly onto the four segments of each shift register (see TMS4161 functional block diagram). The first column section to be shifted out is selected by the two most-significant column-address bits. If the two bits represent binary 00, then one to four register segments can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) register segments can be shifted out in order. If the two bits represent 10, then one to two of the most-significant register segments can be shifted out in order. Finally, if the two bits represent 11 only the most-significant register segment can be shifted out. All register segments are shifted out with the least-significant bit (bit 0) first and the most-significant bit (bit 3) last. Note that if the two column-address bits equal 00 during the last register transfer cycle (\overline{TR} at logic level "0" as RAS falls) a total of 256 bits can be sequentially read out of each serial output pin.

random-access operation

$\overline{\text{TR}}/\overline{\text{QE}}$

The $\overline{\text{TR}}/\overline{\text{QE}}$ pin has two functions. First, it selects either register transfer or random-access operation as $\overline{\text{RAS}}$ falls, and second, during a random-access operation, it functions as an output enable after $\overline{\text{CAS}}$ falls.

To use the TM4161EV4 in the random-access mode, $\overline{\text{TR}}/\overline{\text{QE}}$ must be high as $\overline{\text{RAS}}$ falls. Holding $\overline{\text{TR}}/\overline{\text{QE}}$ high as $\overline{\text{RAS}}$ falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding $\overline{\text{TR}}/\overline{\text{QE}}$ low as $\overline{\text{RAS}}$ falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once $\overline{\text{CAS}}$ has been driven low, $\overline{\text{TR}}/\overline{\text{QE}}$ controls when the data will appear at the Q output (if this a read cycle). Whenever $\overline{\text{TR}}/\overline{\text{QE}}$ is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4161EV4 dictates the use of early write cycles to prevent contention on DQ. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{QE}}$ is held high. Data will not appear on the output until after both $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{QE}}$ have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t_{CQE} is greater than $t_{\text{CQE MAX}}$, and t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Likewise, $t_{\text{a(C) MAX}}$ is valid only if t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Once the output is valid, it will remain valid while $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{QE}}$ are both low; $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{QE}}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will always be in a high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless $\overline{\text{CAS}}$ is applied, the RAS-only refresh sequence avoids any output

5
Dynamic RAM Modules

TM4161EV4

65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M4, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

sequential-access operation

$\overline{\text{TR}}/\overline{\text{OE}}$

Memory transfer operations involving parallel use of the shift registers are first indicated by bringing $\overline{\text{TR}}/\overline{\text{OE}}$ low before $\overline{\text{RAS}}$ falls low. This enables the switches connecting the 256 elements of the shift registers to the 256 bit lines of the memory array. The $\overline{\text{W}}$ line determines whether the data will be transferred from or to the shift registers.

write enable ($\overline{\text{W}}$)

In the sequential-access mode, $\overline{\text{W}}$ determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, $\overline{\text{W}}$ is held low as $\overline{\text{RAS}}$ falls, and, to transfer from the memory array to the shift registers, $\overline{\text{W}}$ is held high as $\overline{\text{RAS}}$ falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of $\overline{\text{RAS}}$ for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7, $\overline{\text{W}}$, and $\overline{\text{TR}}/\overline{\text{OE}}$ are latched on the falling edge of $\overline{\text{RAS}}$.

register column address (A7, A6)

To select one of the four shift register segments within each shift register (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when $\overline{\text{CAS}}$ falls. However, the $\overline{\text{CAS}}$ and segment address signals need not be supplied every transfer cycle, only when it is desired to change or select a new segment.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view each shift register as though it were made of 256 rising edge D flip-flops connected D to Q. The TM4161EV4 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pins not only on the rising edge of SCLK but also after an access time of $t_a(\text{RSO})$ from $\overline{\text{RAS}}$ high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pins and is shifted out through the SOUT pins. The TM4161EV4 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 8 ns after SCLK rises. When loading data into the shift registers from the serial inputs in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

SOE

The serial output enable pin controls the impedance of the serial outputs, allowing multiplexing of more than one bank of TM4161EV4 memories into the same external video circuitry. When $\overline{\text{SOE}}$ is at a logic low level, the SOUTs will be enabled and the proper data read out. When $\overline{\text{SOE}}$ is at a logic high level, the SOUTs will be disabled and be in the high-impedance state.

refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift registers have remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift registers.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin except V_{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V_{DD} supply and data out with respect to V_{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage		0		V
V_{IH}	High-level input voltage	2.4	$V_{DD}+0.3$		V
V_{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
T_A	Operating free-air temperature		0	70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.
4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

TM4161EV4
65,536 BY 4-BIT MULTI-PORT VIDEO RAM MODULE

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4161EV4-15			TM4161EV4-20			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage (DQ1-DQ4, SOUT1-SOUT4)	I _{OH} = -5 mA			2.4			V
V _{OL}	Low-level output voltage (DQ1-DQ4, SOUT1-SOUT4)	I _{OL} = 4.2 mA			0.4			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10			μA
I _O	Output current (leakage) (DQ1-DQ4, SOUT1-SOUT4)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V			± 10			μA
I _{DD1}	Average operating current during read or write cycle	t _{c(rd)} = minimum cycle time, TR/ŌE low after RAS falls, ‡ SCLK and SIN low, SŌE high, No load on DQ1-DQ4 and SOUT1-SOUT4			200 280			mA
I _{DD2} [§]	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SŌE high, No load on DQ1-DQ4 and SOUT1-SOUT4			64 80			mA
I _{DD3}	Average refresh current	t _{c(rd)} = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SŌE high, TR/ŌE high, No load on DQ1-DQ4 and SOUT1-SOUT4			168 220			mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle time, RAS low, CAS cycling, TR/ŌE low after RAS falls, SCLK and SIN low, SŌE high, No load on DQ1-DQ4 and SOUT1-SOUT4			180 220			mA
I _{DD5}	Average shift register current (includes I _{DD2})	RAS and CAS high, t _{c(SCLK)} = t _{c(SCLK)} min, No load on DQ1-DQ4 and SOUT1-SOUT4			120 160			mA
I _{DD6}	Worst case average DRAM and shift register current	t _{c(rd)} = minimum cycle time, t _{c(SCLK)} = minimum cycle time, TR/ŌE low after RAS falls, No load on DQ1-DQ4 and SOUT1-SOUT4			340 380			mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]See appropriate timing diagram.

[§]V_{IL} > -0.6 V

capacitance over recommended supply voltage and operating free-air temperature range, $f = 1 \text{ MHz}$

PARAMETER		MAX	UNIT
$C_{i(A)}$	Input capacitance, address inputs	35	pF
$C_{i(DQ)}$	Input capacitance, data inputs	20	
$C_{i(RC)}$	Input capacitance, strobe inputs	40	
$C_{i(W)}$	Input capacitance, write enable input	40	
$C_{i(CK)}$	Input capacitance, serial clock	30	
$C_{i(SI)}$	Input capacitance, serial in	20	
$C_{i(SOE)}$	Input capacitance, serial output enable	30	
$C_{i(TR)}$	Input capacitance, register transfer input	30	
$C_{o(SOUT)}$	Output capacitance, serial out	20	

† All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

PARAMETER	TEST CONDITIONS†	ALT. SYMBOL	TM4161EV4-15		TM4161EV4-20		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$	Access time from $\overline{\text{CAS}}$	$C_L = 100 \text{ pF}$	t_{CAC}	100		135	ns
$t_{a(QE)}$	Access time of Q from $\overline{\text{TR}}/\overline{\text{OE}}$ low	$C_L = 100 \text{ pF}$		40		50	
$t_{a(R)}$	Access time from $\overline{\text{RAS}}$	$t_{RLCL} = \text{MAX},$ $C_L = 100 \text{ pF}$	t_{RAC}	150		200	
$t_{a(RSO)}$	SOUT access time from $\overline{\text{RAS}}$ high	$C_L = 30 \text{ pF}$		65		85	
$t_{a(SOE)}$	Access time from $\overline{\text{SOE}}$ low to SOUT	$C_L = 30 \text{ pF}$		30		30	
$t_{a(SO)}$	Access time from SCLK	$C_L = 30 \text{ pF}$		45		50	
$t_{dis(CH)}^\ddagger$	Q output disable time from $\overline{\text{CAS}}$ high	$C_L = 100 \text{ pF}$	t_{OFF}	40		40	
$t_{dis(QE)}^\ddagger$	Q output disable time from $\overline{\text{TR}}/\overline{\text{OE}}$ high	$C_L = 100 \text{ pF}$		40		40	
$t_{dis(SOE)}^\ddagger$	Serial output disable time from $\overline{\text{SOE}}$ high	$C_L = 30 \text{ pF}$		30		30	

† Figure 1 shows the load circuit.

‡ The maximum values for $t_{dis(CH)}$, $t_{dis(QE)}$, and $t_{dis(SOE)}$ define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .

TM4161EV4
65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4161EV4-15		TM4161EV4-20		UNIT
		MIN	MAX	MIN	MAX	
t _{c(P)} Page-mode cycle time	t _{PC}	240		315		ns
t _{c(rd)} Read cycle time [†]	t _{RC}	240		315		ns
t _{c(W)} Write cycle time	t _{WC}	240		315		ns
t _{c(TW)} Transfer write cycle time [‡]		240		315		ns
t _{c(Trd)} Transfer read cycle time		240		315		ns
t _{c(SCLK)} Serial-clock cycle time	t _{SCC}	45	50,000	50	50,000	ns
t _{w(CH)} Pulse duration, \overline{CAS} high (precharge time) [§]	t _{CP}	50		80		ns
t _{w(CL)} Pulse duration, \overline{CAS} low	t _{CAS}	100	10,000	135	10,000	ns
t _{w(RH)} Pulse duration, \overline{RAS} high (precharge time)	t _{RP}	80		105		ns
t _{w(RL)} Pulse duration, \overline{RAS} low	t _{RAS}	150	10,000	200	10,000	ns
t _{w(W)} Write pulse duration	t _{WP}	45		45		ns
t _{w(CKL)} Pulse duration, SCLK low		10		10		ns
t _{w(CKH)} Pulse duration, SCLK high		12		12		ns
t _{w(QE)} $\overline{TR}/\overline{OE}$ pulse duration low time (read cycle)		40		40		ns
t _t Transition times (rise and fall) \overline{RAS} , \overline{CAS} , and SCLK	t _T	3	50	3	50	ns
t _{su(CA)} Column-address setup time	t _{ASC}	0		0		ns
t _{su(RA)} Row-address setup time	t _{ASR}	0		0		ns
t _{su(RW)} \overline{W} setup time before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		0		0		ns
t _{su(D)} Data setup time	t _{DS}	0		0		ns
t _{su(rd)} Read-command setup time	t _{RCS}	0		0		ns
t _{su(WCL)} Early write-command setup time before \overline{CAS} low	t _{WCS}	-5		-5		ns
t _{su(WCH)} Write-command setup time before \overline{CAS} high	t _{CWL}	40		60		ns
t _{su(WRH)} Write-command setup time before \overline{RAS} high	t _{RWL}	40		60		ns
t _{su(TR)} $\overline{TR}/\overline{OE}$ setup time before \overline{RAS} low		0		0		ns
t _{su(SI)} Serial-data setup time before SCLK high		6		6		ns
t _{h(SI)} Serial-data-in hold time after SCLK high		3		3		ns
t _{h(CLCA)} Column-address hold time after \overline{CAS} low	t _{CAH}	45		55		ns
t _{h(RA)} Row-address hold time	t _{RAH}	20		25		ns
t _{h(RW)} \overline{W} hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		20		20		ns
t _{h(RLCA)} Column-address hold time after \overline{RAS} low	t _{AR}	95		120		ns
t _{h(CLD)} Data hold time after \overline{CAS} low	t _{DH}	60		80		ns
t _{h(RLD)} Data hold time after \overline{RAS} low	t _{DHR}	110		145		ns
t _{h(WLD)} Data hold time after \overline{W} low	t _{DH}	45		55		ns
t _{h(CHrd)} Read-command hold time after \overline{CAS} high	t _{RCH}	0		0		ns

(Continued next page.)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume t_t = 5 ns except t_{c(SCLK)} which assumes t_t = 3 ns.

[‡]Multiple transfer write cycles require separation by either a 500 ns \overline{RAS} -precharge interval or any other active \overline{RAS} -cycle.

[§]Page-mode only.

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM4161EV4-15		TM4161EV4-20		UNIT
		MIN	MAX	MIN	MAX	
$t_h(\text{RHrd})$ Read-command hold time after $\overline{\text{RAS}}$ high	t_{RRH}	5		5		ns
$t_h(\text{CLW})$ Write-command hold time after $\overline{\text{CAS}}$ low	t_{WCH}	60		80		ns
$t_h(\text{RLW})$ Write-command hold time after $\overline{\text{RAS}}$ low	t_{WCR}	110		145		ns
$t_h(\text{RSO})$ Serial-data-out hold time after $\overline{\text{RAS}}$ low with $\overline{\text{TR}}/\overline{\text{OE}}$ low		30		30		ns
$t_h(\text{SO})$ Serial-data-out hold time after SCLK high		8		8		ns
$t_h(\text{TR})$ Serial-data-out hold time after $\overline{\text{RAS}}$ low (transfer)		20		20		ns
t_{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t_{CRP}	0		0		ns
t_{CLQEH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{OE}}$ high		100		135		ns
$t_{\text{CLR H}}$ Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{TR}}/\overline{\text{OE}}$ high	t_{RSH}	100		135		ns
t_{CQE} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{OE}}$ low (maximum value specified only to guarantee $t_{\text{a}}(\text{QE})$ access time)			60		85	ns
t_{RHSC} Delay time, $\overline{\text{RAS}}$ high to SCLK high		80	50,000	80	50,000	ns
t_{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t_{RCD}	25	50	30	65	ns
t_{CKRL} Delay time, SCLK high before $\overline{\text{RAS}}$ low with $\overline{\text{TR}}/\overline{\text{OE}}$ low [†]		10	50,000	10	50,000	ns
$t_{\text{rf}}(\text{MA})$ Refresh time interval, memory array	t_{REF1}		4		4	ms
$t_{\text{rf}}(\text{SR})$ Refresh time interval, shift register [#]	t_{REF2}		50,000		50,000	ns

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]SCLK may be high or low during $t_{\text{w}}(\text{RL})$, but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to $\overline{\text{RAS}}$ going low with $\overline{\text{TR}}/\overline{\text{OE}}$ low (i.e., before a transfer cycle).

[#]See "refresh" on page 5-31.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


TM4161EV4
65,536 BY 4-BIT MULTI-PORT VIDEO RAM MODULE

read cycle timing



5 Dynamic RAM Modules

early write cycle timing




5


Dynamic RAM Modules

TM4161EV4
65,536 BY 4-BIT MULTI-PORT VIDEO RAM MODULE

RAS-only refresh timing




shift register to memory timing



- NOTES:
9. The shift register to memory cycle is used to transfer data from the shift registers to the memory array. Every one of the 256 locations in each shift register is written into the 256 columns of the selected row. Note that the data that was in the shift registers may have resulted, either from a serial shift in or from a parallel load of the shift registers from one of the memory array rows.
 10. V_{IL} assumed low.
 11. SCLK may be high or low during $t_w(RL)$.

TM4161EV4
65,536 BY 4-BIT MULTI-PORT VIDEO RAM MODULE

memory to shift register timing




NOTES: 10. $\overline{\text{SOE}}$ assumed low.

11. SCLK may be high or low during $t_w(\text{RL})$.

12. The memory to shift register cycle is used to load the shift registers in parallel from the memory array. Every one of the 256 locations in each shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift registers may be either shifted out or written back into another row.


serial data shift timing



- NOTES: 13. When loading data into the shift registers from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.
14. While shifting data through the serial registers, the state of $\overline{\text{TR}}/\overline{\text{QE}}$ is a don't care as long as $\overline{\text{TR}}/\overline{\text{QE}}$ is held high when $\overline{\text{RAS}}$ goes low and $t_{su}(\text{TR})$ and $t_h(\text{TR})$ timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift registers.

TM4161EV4
65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

TI single-in-line package nomenclature



- 65,536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Version for Through-Hole Insertion (TM4161GY4)
 - Leadless Version for Use with Sockets (TM4161GW4)
- Utilizes Four Multiport Video RAMs in Plastic Chip Carriers
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:


	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- CYCLE (MIN)
TMS4161-15	150 ns	100 ns	240 ns	265 ns
TMS4161-20	200 ns	135 ns	315 ns	330 ns

- Separate CAS Control with Common Data-In and Data-Out Lines
 - Low Power Dissipation:
- | | OPERATING
(TYP) | STANDBY
(TYP) |
|--------------|--------------------|------------------|
| TM4161G_4-15 | 1000 mW | 256 mW |
| TM4161G_4-20 | 1000 mW | 256 mW |
- Operating Free-Air Temperature . . . 0°C To 70°C

description

The TM4161G_4 series are 256K dual-access dynamic random-access memory modules organized as 65,536 × 4-bits in a 30-pin single-in-line package. This module is comprised of four TMS4161FML, 65,536 × 1-bit Multiport Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with four decoupling capacitors. Each TMS4161FML is described in the TMS4161 data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the substrate, a further set of electrical tests is performed. The TM4161G_4 is rated for operation from 0°C to 70°C.

TM4161GW4 . . . W SINGLE-IN-LINE PACKAGE†
TM4161GY4 . . . Y SINGLE-IN-LINE PACKAGE†
(TOP VIEW)



†TM4161GY4 package is shown.

PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS1-CAS4	Column-Address Strobes
DQ1-DQ4	Random-Access Data In/Data Out
NC	No Connection
RAS	Row-Address Strobe
SCLK	Serial Data Clock
SIO1-SIO4	Serial-Access Data In/Data Out
SOE	Serial Output Enable
TR/QE	Register Transfer/Q Output Enable
VDD	5-V Supply
VSS	Ground
W	Write Enable

TM4161GW4, TM4161GY4 65,536 BY 4-BIT DYNAMIC RAM MODULES

operation

The TM4161G_4 operates as four TMS4161's connected as shown in the functional block diagram. Refer to the TMS4161 data sheet for details of its operation.

specifications

For TMS4161 electrical specifications, refer to the TMS4161 data sheet.

single-in-line package components

PC substrate: TM4164GY4 . . . 0,79 mm (0.031 inch) minimum thickness


TM4161GW4 . . . 1,35 mm (0.053 inch) maximum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze


Contact area for socketable devices: Nickel plate and solder plate on top of copper

functional block diagram



TM4161GW4, TM4161GY4 65,536 BY 4-BIT DYNAMIC RAM MODULES

TI single-in-line package nomenclature



TM4164EC4 65,536 BY 4-BIT DYNAMIC RAM MODULE

NOVEMBER 1983 — REVISED NOVEMBER 1985

- 65,536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-in-Line Package (SIP)
- Utilizes Four 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:


	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TM4164EC4-12	120 ns	75 ns	230 ns	280 ns
TM4164EC4-15	150 ns	90 ns	260 ns	285 ns
TM4164EC4-20	200 ns	135 ns	326 ns	345 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data-In and Data-Out Lines with an "Early Write" Feature
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4164EC4-12	800 mW	70 mW
TM4164EC4-15	700 mW	70 mW
TM4164EC4-20	540 mW	70 mW

- Operating Free-Air Temperature . . . 0°C to 70°C
- Upward Compatible with 256K X 4 Single-In-Line Package

SINGLE-IN-LINE PACKAGE
(TOP VIEW)



†Reserved for A8 on TM4256EC4

PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D1-D4	Data Inputs
NC	No Connection
Q1-Q4	Data Outputs
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

description

The TM4164EC4 is a 256K, dynamic random-access memory module organized as 65,536 × 4 bits in a 22-pin single-in-line package comprising four TMS4164FPL, 65,536 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with four 0.1 μF decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164EC4 has a density of six devices per square inch (approximately 2.4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164EC4 is rated for operation from 0°C to 70°C.

EXPLANATION: This document contains information that is classified as "Confidential". Products conform to specifications set forth in the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

Dynamic RAM Modules

TM4164EC4

65,536 BY 4-BIT DYNAMIC RAM MODULE

upward compatibility

Future 256K x 4 memory modules in single-in-line packages will have identical pin functions and spacing, and will be directly upward compatible. Pin 1 of the TM4256EC4 (256K X 4 SIP) module will be memory address A8.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the four chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on Pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of RAS and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data-outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D1-D4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{RAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q1-Q4)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns them to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single module, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

TM164EC4 65,536 BY 4-BIT DYNAMIC RAM MODULE

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight RAS cycles before proper device operation is achieved.


single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic


Leads: Tin/lead solder coated over phosphor-bronze

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



TM4164EC4

65,536 BY 4-BIT DYNAMIC RAM MODULE

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Ground voltage	0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V	2.4	4.8	V
		V _{DD} = 5.5 V	2.4	6	
V _{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
T _A	Operating free-air temperature	0		70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
 3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164EC4-12		TM4164EC4-15		UNIT
		MIN	TYP [†]	MAX	MIN	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4		V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4	V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V		±10		μA
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high		±10		μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		160	192	mA
I _{DD2}	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open,		14	20	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open		112	160	mA
I _{DD4}	Average page-mode current	t _c (P) = minimum cycle, RAS low and CAS cycling, All outputs open		112	160	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164EC4-20			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V All other pins = 0 V			± 10 μA
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high			± 10 μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			108 148 mA
I _{DD2}	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open			14 20 mA
I _{DD3}	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open			80 128 mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open			80 128 mA

† All typical values are at T_A = 25°C and nominal supply voltages.

**capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz**

PARAMETER		MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	20	pF
C _{i(D)}	Input capacitance, data input	5	pF
C _{i(RC)}	Input capacitance, strobe inputs	32	pF
C _{i(W)}	Input capacitance, write enable input	32	pF
C _o	Output capacitance	6	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164EC4-12		TM4164EC4-15		UNIT
			MIN	MAX	MIN	MAX	
t _{a(C)}	Access time from CAS		C _L = 100 pF, Load = 2 Series 74 TTL gates		75		90 ns
t _{a(R)}	Access time from RAS		t _{RLCL} = MAX, Load = 2 Series 74 TTL gates		120		150 ns
t _{dis(CH)}	Output disable time after CAS high		C _L = 100 pF, Load = 2 Series 74 TTL gates		0 40		0 40 ns

TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164EC4-20		UNIT
			MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF Load = 2 Series 74 TTL gates	t_{CAC}	135		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX.$ Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	50	ns

TM4164EC4 65,536 BY 4-BIT DYNAMIC RAM MODULE

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164EC4-12		TM4164EC4-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	130		160		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		260		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		260		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}					ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		50		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	75	10,000	90	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	120	10,000	150	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		45		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	5	50	5	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		50		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		105		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	45		50		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	90		100		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	45		50		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		50		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		100		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		100		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	50		60		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	45	30	60	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	110		120		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		0		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns.

[‡]Page mode only.

[§]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_{w(CL)}$). This applies to page mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

Dynamic RAM Modules

TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164EC4-20		UNIT
		MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}	206		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	326		ns
$t_c(W)$ Write cycle time	t_{WC}	326		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	345		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	135	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	30		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	120		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	60		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	125		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	60		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	65		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	35	65	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	130		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycles times assume $t_t = 5$ ns.

[‡]Page mode only.

[§]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$). This applies to page mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

5
Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing




write cycle timing



† The enable time (t_{en}) for a write cycle is equal in duration to the access time from CAS ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.

TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE

read-write/read-modify-write cycle timing




5

Dynamic RAM Modules


page-mode write cycle timing

5
Dynamic RAM Modules



NOTE 6: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

page-mode read-modify-write cycle timing




NOTE 7: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.



Dynamic RAM Modules


TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE

RAS-only refresh timing



5 Dynamic RAM Modules

TI single-in-line package nomenclature



TM4164EL9, TM4164FM9 65,536 BY 9-BIT DYNAMIC RAM MODULES

NO. 22

— REVISED NOVEMBER 1985

- 65,536 X 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- Utilizes Nine 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:


	ACCESS TIME	ACCESS TIME OR COLUMN ADDRESS	READ OR WRITE CYCLE (MIN)
TM4164__9-12	120 ns	75 ns	230 ns
TM4164__9-15	150 ns	90 ns	260 ns
TM4164__9-20	200 ns	135 ns	326 ns

- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Separate $\overline{\text{CAS}}$ Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY ITYP)
TM4164__9-12	1800 mW	157.5 mW
TM4164__9-15	1575 mW	157.5 mW
TM4164__9-20	1215 mW	157.5 mW

- Operating Free-Air Temperature . . . 0°C to 70°C

TM4164EL9 . . . L SINGLE-IN-LINE PACKAGE†
TM4164FM9 . . . M SINGLE-IN-LINE PACKAGE
(TOP VIEW)



†TM4164EL9 package is shown.

‡Pin 17 of the 256K × 9 SIP will be memory address A8.

description

The TM4164__9 series are 576K, dynamic random-access memory modules organized as 65,536 × 9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by $\overline{\text{CAS9}}$] in a 30-pin single-in-line package comprising nine TMS4164FPL, 65,536 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with nine 0.1 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164__9 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS, CAS9	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
Q9	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

Copyright © 1985, Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of their issue date. This information is subject to change without notice. This document is provided for informational purposes only. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

TM4164EL9, TM4164FM9

65,536 BY 9-BIT DYNAMIC RAM MODULES

The TM4164__9 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 1215 mW typical operating and 157.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164__9 is rated for operation from 0°C to 70°C.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the nine chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobes ($\overline{\text{CAS}}$ for M1 thru M8 and $\overline{\text{CAS9}}$ for M9). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers for M1-M8. $\overline{\text{CAS9}}$ is used similarly for M9.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4164__9 dictates the use of early write cycles to prevent contention on D and Q. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8, D9)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ8, Q9)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM4164__9.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M9, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness


Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper

TM4164EL9, TM4164FM9
65,536 BY 9-BIT DYNAMIC RAM MODULES

functional block diagram



Dynamic RAM Modules

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	9 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		6	
V _{IL}	Low-level input voltage(see Notes 2 and 3)	-0.6	0.8		V
T _A	Operating free-air temperature	0	70		°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164 _9-12			TM4164 _9-15			UNIT
		MIN	TYP†	MAX	MIN	TYP	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	2.4		V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4	V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V		±10		±10	µA	
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high		±10		±10	µA	
I _{DD1} ‡	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		360	432	315 405	mA	
I _{DD2} ‡	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		31.5	45	31.5 45	mA	
I _{DD3} ‡	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open		252	360	225 333	mA	
I _{DD4} ‡	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open		252	360	225 333	mA	

†All typical values are at T_A = 25°C and nominal supply voltages.

‡I_{DD1}-I_{DD4} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh or page mode).

5
Dynamic RAM Modules

TM4164EL9, TM4164FM9
65,536 BY 9-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164...9-20		UNIT	
		MIN	TYP [†] MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4	V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V All other pins = 0 V		± 10	μA
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high		± 10	μA
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		243 333	mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		31.5 45	mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open		180 288	mA
I _{DD4} [‡]	Average page-mode current	t _c (P) = minimum cycle, RAS low and CAS cycling, All outputs open		180 288	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]I_{DD1}-I_{DD4} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh or page mode).

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER		MAX	UNIT
C _i (A)	Input capacitance, address inputs	45	pF
C _i (DQ)	Input capacitance, DQ inputs	11	pF
C _i (RAS)	Input capacitance, RAS input	72	pF
C _i (W)	Input capacitance, W input	72	pF
C _i (CAS9)	Input capacitance, CAS9 input	8	pF
C _i (CAS)	Input capacitance, CAS input	72	pF
C _i (D9)	Input capacitance, D9 input	5	pF
C _o (Q9)	Output capacitance, Q9 output	6	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164...9-12		TM4164...9-15		UNIT
			MIN	MAX	MIN	MAX	
t _a (C)	Access time from CAS C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	75		90		ns
t _a (R)	Access time from RAS t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	t _{RAC}	120		150		ns
t _{dis} (CH)	Output disable time after CAS high C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0	40	0	40	ns

TM4164EL9, TM4164FM9
65,536 BY 9-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164 9-20		UNIT
			MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	135		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis}(CH)$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	50	ns

TM4164EL9, TM4164FM9
65,536 BY 9-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164_9-12		TM4164_9-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	130		160		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		260		ns
$t_{c(W)}$ Write cycle time	t_{WC}			260		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		50		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low	t_{CAS}	75	10,000	90	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low	t_{RAS}	120	10,000	150	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		45		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	10	50	10	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		50		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	90		100		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	45		50		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	90		100		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		50		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		100		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		100		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only) to guarantee access	t_{RCD}	25	45	30	60	ns
t_{WLCL} Delay time \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		0		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns. The specified t_t is due to testing limitations. Transition times may be as little as 3 ns in system use.

[‡]Page mode only.

15
Dynamic RAM Modules

TM4164EL9, TM4164FM9
65,536 BY 9-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range


	ALT. SYMBOL	TM4164_9-20		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	206		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	236		ns
$t_{c(W)}$ Write cycle time	t_{WC}	326		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	80		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	135	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	120		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	10	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	30		ns
$t_h(RLCA)$ Column-address hold after \overline{RAS} low	t_{AR}	125		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	60		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	145		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	35	65	ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.


[†]All cycle times assume $t_t = 5$ ns. The specified t_t is due to testing limitations. Transition times may be as little as 3 ns in system use.

[‡]Page mode only.

early-write cycle timing




page-mode write cycle timing



NOTE: 6. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.


TM4164EL9, TM4164FM9
65,536 BY 9-BIT DYNAMIC RAM MODULES

RAS-only refresh timing



5 Dynamic RAM Modules

T1 single-in-line package nomenclature



L Package
 (76.2 x 16.5 mm)
 (3.0 x 0.65 inches)

M Package
 (88.9 x 15.24 mm)
 (3.5 x 0.6 inches)

Max Access
 - 12 120 ns
 - 15 150 ns
 - 20 200 ns

L 0°C to 70°C

[†]The E pinout configuration designator is used when specifying the L package; the F pinout configuration version designator is used when specifying the M package.

- 65,536 X 5 Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-in-Line Package (SIP)
- Utilizes Five 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TM4164EQ5-12	120 ns	75 ns	230 ns	260 ns
TM4164EQ5-15	150 ns	90 ns	260 ns	285 ns
TM4164EQ5-20	200 ns	135 ns	330 ns	345 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data-In and Data-Out Lines with an "Early Write" Feature

- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4161EQ5-12	1000 mW	88 mW
TM4164EQ5-15	875 mW	88 mW
TM4164EQ5-20	675 mW	88 mW

- Operating Free-Air Temperature . . . 0°C to 70°C
- Upward Compatible with 256K X 5 Single-in-Line Package


description

The TM4164EQ5 is a 320K, dynamic random-access memory module organized as 65,536 x 5 bits in a 24-pin single-in-line package comprising five TMS4164FPL, 65,536 x 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with five 0.1 μF decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164EQ5 has a density of six devices per square inch (approximately 2.4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164EQ5 is rated for operation from 0°C to 70°C.

**Q SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D1-D5	Data Inputs
NC	No Connection
Q1-Q5	Data Outputs
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

ADVANCE INFORMATION documents contain information on new products in the sampling or production phase of development. Characteristic data and other specifications are subject to change without notice.

TM4164EQ5

65,536 BY 5-BIT DYNAMIC RAM MODULE

upward compatibility

Future 256K × 5 memory modules in single-in-line packages will have identical pin functions and spacing, and will be directly upward compatible. Pin 1 of the TM4256EQ5 (256K × 5 SIP) module will be memory address A8.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the five chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data-outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D1-D5)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q1-Q5)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns them to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single module, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.


power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight RAS cycles before proper device operation is achieved.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Dynamic RAM Modules 5

TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

functional block diagram



5

Dynamic RAM Modules

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		6	
V _{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164EQ5-12			TM4164EQ5-15			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4				V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA				0.4		V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V				±10		µA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, I _I = high				±10		µA
I _{DD1}	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		160	192		140 180	mA
I _{DD2}	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		14	20		14 20	mA
I _{DD3}	Average refresh current	t _C = minimum cycle, CAS high and RAS cycling, All outputs open		112	160		100 148	mA
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle, RAS low and CAS cycling, All outputs open		112	160		100 148	mA

† All typical values are at T_A = 25°C and nominal supply voltages.

5
Dynamic RAM Modules

TM4164EQ5 65,536 BY 5-BIT DYNAMIC RAM MODULE

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164EQ5-20			UNIT
		MIN	TYP†	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA	2.4			V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA			0.4	V
I _I Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10	μA
I _O Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high			± 10	μA
I _{DD1} Average operating current during read or write cycle	t _C = minimum cycle, All outputs open	108	148		mA
I _{DD2} Standby current	After 1 memory cycle, RAS and CAS high, All outputs open	14	20		mA
I _{DD3} Average refresh current	t _C = minimum cycle, CAS high and RAS cycling, All outputs open	80	128		mA
I _{DD4} Average page-mode current	t _{C(P)} = minimum cycle, RAS low and CAS cycling, All outputs open	80	128		mA

†All typical values are at T_A = 25°C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER	MAX	UNIT
C _{i(A)} Input capacitance, address inputs	TBD	pF
C _{i(D)} Input capacitance, data input	TBD	pF
C _{i(RC)} Input capacitance strobe inputs	TBD	pF
C _{i(W)} Input capacitance, write enable input	TBD	pF
C _o Output capacitance	TBD	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164EQ5-12		TM4164EQ5-15		UNIT
			MIN	MAX	MIN	MAX	
t _{a(C)} Access time from $\overline{\text{CAS}}$	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}		75		90	ns
t _{a(R)} Access time from $\overline{\text{RAS}}$	t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	t _{RAC}		120		150	ns
t _{dis(CH)} Output disable time after $\overline{\text{CAS}}$ high	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0	40	0	40	ns

Additional information on these products can be obtained from the factory as it becomes available.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164EQ5-20		UNIT
			MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100\text{ pF}$, Load = 2 Series 74 TTL gates	t_{CAC}		135	ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, Load = 2 Series 74 TTL gates	t_{RAC}		200	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100\text{ pF}$, Load = 2 Series 74 TTL gates	t_{OFF}	0	50	ns

TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

timing requirements over recommended supply voltage and operating free-air temperature range

	ALT. SYMBOL	TM4164EQ5-12		TM4164EQ5-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	130		160		ns
$t_{c(rd)}$ Read cycle time†	t_{RC}	230		260		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		260		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	260		285		ns
$t_{w(\overline{CH})}$ Pulse duration, \overline{CAS} high (precharge time)‡	t_{CP}	50		50		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low§	t_{CAS}	75	10,000	90	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low¶	t_{RAS}	120	10,000	150	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		45		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	5	50	5	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		50		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	90		100		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	45		50		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	90		100		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	40		45		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		50		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		100		ns
t_{RLCH} Delay time, \overline{CAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		100		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	50		60		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	20	45	25	60	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	110		120		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		0		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

†All cycles times assume $t_t = 5$ ns.

‡Page mode only.

§In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_{w(CL)}$). This applies to page mode read-modify-write also.

¶In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164EQ5-20		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	206		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	••'		ns
$t_{c(W)}$ Write cycle time	t_{WC}	••'		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	345		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	135	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high.	t_{CWL}	60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	30		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	125		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	60		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	145		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	65		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	65	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	130		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycles times assume $t_t = 5$ ns.

[‡]Page mode only.

[§]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$). This applies to page mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing




early write cycle timing




TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

write cycle timing




† The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.

read-write/read-modify-write cycle timing




page-mode write cycle timing




NOTE 6: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

RAS-only refresh timing




TI single-in-line package nomenclature



TM4164FL8, TM4164FM8 65,536 BY 8-BIT DYNAMIC RAM MODULES

NO NC 985

TM4164FL8 L SINGLE-IN-LINE PACKAGE†
TM4164FM8 M SINGLE-IN-LINE PACKAGE
(TOP VIEW)



- 65,536 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- Utilizes Eight 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE
	ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	(MIN)
TM4164__8-12	120 ns	75 ns	230 ns
TM4164__8-15	150 ns	90 ns	260 ns
TM4164__8-20	200 ns	135 ns	326 ns

- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4164__8-12	1600 mW	140 mW
TM4164__8-15	1400 mW	140 mW
TM4164__8-20	1080 mW	140 mW

- Operating Free-Air Temperature . . . 0°C to 70°C

†TM4164FL8 package is shown.
‡Pin 17 of the 256K x 8 SIP is memory address A8.

description

The TM4164__8 series are 512K, dynamic random-access memory modules organized as 65,536 x 8-bits in a 30-pin single-in-line package comprising eight TMS4164FPL, 65,536 x 1-bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with eight 0.1 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164__8 has a density of 8.5 devices per square inch (approximately 3.5X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{RAS}}$	Row-Address Strobe
V _{DD}	5-V Supply
V _{SS}	Ground
W	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TM4164FL8, TM4164FM8

65,536 BY 8-BIT DYNAMIC RAM MODULES

The TM4164...8 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 1080 mW typical operating and 140 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164...8 is rated for operation from 0°C to 70°C.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the eight chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobes. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers for M1-M8.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4164...8 dictates the use of early write cycles to prevent contention on D and Q. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ8)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. In a read cycle the outputs go active after the access time interval $t_a(\text{C})$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_a(\text{R})$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM4164...8.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M8, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.


power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze
- Contact area for socketable devices: Nickel plate and solder plate on top of copper


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

functional block diagram



Dynamic RAM Modules

TM4164FL8, TM4164FM8 65,536 BY 8-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	8 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	v
V _{SS}	Supply voltage	0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		6	
V _{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6	0.8		V
T _A	Operating free-air temperature	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164_-8-12			TM4164_-8-15			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	2.4		V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4	V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V		±10		±10	μA	
I _O	Output current (leakage)	V _D = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high		±10		±10	μA	
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		320	384	280	360	mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		28	40	28	40	mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open		224	320	200	296	mA
I _{DD4} [‡]	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open		224	320	200	296	mA

[†] All typical values are at T_A = 25°C and nominal supply voltages.

[‡] I_{DD1}-I_{DD4} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh or page mode).

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

5

Dynamic RAM Modules

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164__B-20			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			μA
I _{DD1} ‡	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			mA
I _{DD2} ‡	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			mA
I _{DD3} ‡	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open			mA
I _{DD4} ‡	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			mA

† All typical values are at T_A = 25°C and nominal supply voltages.

‡ I_{DD1}-I_{DD4} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh or page mode).

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER	MAX	UNIT
C _{I(A)} Input capacitance, address inputs	40	pF
C _{I(DQ)} Input capacitance, D _Q inputs	11	pF
C _{I(RAS)} Input capacitance, $\overline{\text{RAS}}$ input	64	pF
C _{I(W)} Input capacitance, W input	64	pF
C _{I(CAS)} Input capacitance, $\overline{\text{CAS}}$ input	64	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164__B-12		TM4164__B-15		UNIT
			MIN	MAX	MIN	MAX	
t _{a(C)}	Access time from $\overline{\text{CAS}}$	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	75	90	ns	
t _{a(R)}	Access time from $\overline{\text{RAS}}$	t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	t _{RAC}	120	150	ns	
t _{dis(CH)}	Output disable time after $\overline{\text{CAS}}$ high	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0 40	0 40	ns	

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164_8-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}		135	ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}		200	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	50	ns

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164__8-12		TM4164__8-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	130		160		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		260		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		260		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		50		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	75	10,000	90	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	120	10,000	150	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		45		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS} [†]	t_T	10	50	10	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		50		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		100		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	45		50		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	90		100		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		50		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		100		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		100		ns
t_{RLCL} Delay, time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	45	30	60	ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		0		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns. The specified $t_t =$ is due to testing limitations. Transition times may be as little as 3 ns in system use.

[‡]Page mode only.

Dynamic RAM Modules

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164...8-20		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	206		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	326		ns
$t_{c(W)}$ Write cycle time	t_{WC}	326		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	80		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	135	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	120		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS} [†]	t_T	10	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	30		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	125		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	60		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	145		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{RLCL} Delay, time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	35	65	ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns. The specified t_t is due to testing limitations. Transition times may be as little as 3 ns in system use.

[‡]Page mode only.

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing




5
Dynamic RAM Modules

early write cycle timing



page-mode write cycle timing




NOTE 6: A read cycle or a read-modify-write can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.


TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

5 Dynamic RAM Modules

RAS-only refresh timing



TI single-in-line package nomenclature



TM4256EC4, TM4257EC4 262,144 BY 4-BIT DYNAMIC RAM MODULES

SEPTEMBER 9185 — REVISED NOVEMBER 1985

- 262,144 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-in-Line Package (SIP)
- Utilizes Four 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TM425_EC4-12	120 ns	60 ns	230 ns	275 ns
TM425_EC4-15	150 ns	75 ns	260 ns	305 ns
TM425_EC4-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data Input and Output Lines
- Operating Free-Air Temperature . . . 0°C to 70°C
- Downward Compatible with 64K X 4 Single-in-Line Package (TM4164EC4)

description

The TM425_EC4 is a 1024K, dynamic random-access memory module organized as 262,144 × 4 bits in a 22-pin single-in-line package comprising four TMS425_FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers

mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425_EC4 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.


The TM425_EC4 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 900 mW typical operating and 50 mW typical standby.

Refresh period is extended to 4 ms, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425_EC4 is rated for operation from 0°C to 70°C.

C SINGLE-IN-LINE PACKAGE (TOP VIEW)



PIN NOMENCLATURE

A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D1-D4	Data Inputs
NC	No Connection
Q1-Q4	Data Outputs
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

TI Datasheet documents contain information as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

TM4256EC4, TM4257EC4

262,144 BY 4-BIT DYNAMIC RAM MODULES

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the four chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe. All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

write enable (\overline{W})

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D1-D4)

Data is written during a write cycle. The falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal.

data out (Q1-Q4)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while \overline{CAS} is low; \overline{CAS} going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless \overline{CAS} is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing \overline{CAS} low earlier than RAS (see parameter t_{CLRL}) and holding it low after RAS falls (see parameter t_{RLCHR}). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

hidden refresh


Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding \overline{CAS} at V_{IL} after a read operation and cycling RAS after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page mode (TM4256EC4)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.

nibble mode (TM4257EC4)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time. The next sequential nibble bits can be read or written by cycling \overline{CAS} while \overline{RAS} remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (C_{A8} , R_{A8}) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of \overline{CAS} will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.


power up

To achieve proper device operation, an initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES**

functional block diagram



5 Dynamic RAM Modules

TM4256EC4, TM4257EC4 262,144 BY 4-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	- 1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	- 1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_EC4-12			TM425_EC4-15			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V _{DD}	2.4	V _{DD}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0	0.4	0	0.4	V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		± 10		± 10		µA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high		± 10		± 10		µA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		260	312	220	272	mA
I _{DD2}	Standby current	After 1 memory cycle, R _{AS} and $\overline{\text{CAS}}$ high, All outputs open		10	18	10	18	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open		180	240	160	212	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, R _{AS} low and $\overline{\text{CAS}}$ cycling, All outputs open		140	192	120	172	mA
I _{DD5}	Average nibble-mode current	t _{c(N)} = minimum cycle, R _{AS} low and $\overline{\text{CAS}}$ cycling, All outputs open		128	176	108	156	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

Dynamic RAM Modules

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_EC4-20			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	2.4			V
V _{OL}	Low-level output voltage	0			V
I _I	Input current (leakage)	±10			μA
I _O	Output current (leakage)	±10			μA
I _{DD1}	Average operating current during read or write cycle	180	232		mA
I _{DD2}	Standby current	10	18		mA
I _{DD3}	Average refresh current	140	192		mA
I _{DD4}	Average page-mode current	100	140		mA
I _{DD5}	Average nibble-mode current	88	128		mA

†All typical values are at T_A = 25 °C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER	MIN	MAX	UNIT
C _{i(A)}		28	pF
C _{i(D)}		28	pF
C _{i(RAS)}		32	pF
C _{i(W)}		32	pF
C _{i(CAS)}		32	pF
C _{o(Q)}		40	pF
C _{o(VDD)}	0.4		μF

5 Dynamic RAM Modules

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_EC4-12		TM425_EC4-15		UNIT
			MIN	MAX	MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	60		75		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns
$t_{dis}(CH)$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	0	35	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_EC4-20		UNIT
			MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	100		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis}(CH)$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT. SYMBOL	TM4256_EC4-12 MIN. MAX.	UNIT
$t_{c(P)}$	Page-mode cycle time (read or write cycle)	t_{PC}	165	ns
$t_{c(PM)}$	Page-mode cycle time (read-modify-write cycle)	t_{PCM}	165	ns
$t_{c(rd)}$	Read cycle time [†]	t_{RC}	230	ns
$t_{c(W)}$	Write cycle time	t_{WC}	230	ns
$t_{c(rdW)}$	Read-write/read-modify-write cycle time	t_{RWC}	275	ns
$t_w(CHP)$	Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50	ns
$t_w(CH)$	Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25	ns
$t_w(CL)$	Pulse duration, \overline{CAS} low [‡]	t_{CAS}	80 10,000	ns
$t_w(RH)$	Pulse duration, \overline{RAS} high	t_{RP}	100	ns
$t_w(RL)$	Pulse duration, \overline{RAS} low [§]	t_{RAS}	120 10,000	ns
$t_w(W)$	Write pulse duration	t_{WP}	40	ns
t_t	Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3 50	ns
$t_{su(CA)}$	Column-address setup time	t_{ASC}	0	ns
$t_{su(RA)}$	Row-address setup time	t_{ASR}	0	ns
$t_{su(D)}$	Data setup time	t_{DS}	0	ns
$t_{su(rd)}$	Read-command setup time	t_{RCS}	0	ns
$t_{su(WCL)}$	Early write-command setup time before \overline{CAS} low	t_{WCS}	0	ns
$t_{su(WCH)}$	Write-command setup time before \overline{CAS} high	t_{CWL}	40	ns
$t_{su(WRH)}$	Write-command setup time before \overline{RAS} high	t_{RWL}	40	ns
$t_h(CLCA)$	Column-address hold time after \overline{CAS} low	t_{CAH}	20	ns
$t_h(RA)$	Row-address hold time	t_{RAH}	15	ns
$t_h(RLCA)$	Column-address hold time after \overline{RAS} low	t_{AR}	80	ns
$t_h(CLD)$	Data hold time after \overline{CAS} low	t_{DHC}	35	ns
$t_h(RLD)$	Data hold time after \overline{RAS} low	t_{DHR}	95	ns
$t_h(WLD)$	Data hold time after \overline{W} low	t_{DHW}	35	ns
$t_h(CHrd)$	Read-command hold time after \overline{CAS} high	t_{RCH}	0	ns
$t_h(RHrd)$	Read-command hold time after \overline{RAS} high	t_{RRH}	10	ns
$t_h(CLW)$	Write-command hold time after \overline{CAS} low	t_{WCH}	35	ns
$t_h(RLW)$	Write-command hold time after \overline{RAS} low	t_{WCR}	95	ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_w(RL)$.

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range
 (continued)

	ALT. SYMBOL	TMS425_EC4-12		UNIT
		MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	120		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		ns
t _{CLRHR} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	60		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	25		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	25		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	60		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	25	60	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	120		ns
t _{rf} Refresh time interval	t _{REF}		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]CAS-before-RAS refresh only.

Dynamic RAM Modules

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	ALT. SYMBOL	TM425_EC4-15		TM425_EC4-20		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	t_{PC}	145		190		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	190		245		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	260		330		ns
$t_c(W)$ Write cycle time	t_{WC}	260		330		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	305		370		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		30		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	75	10,000	100	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		60		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	25		30		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM425_EC4-15		TM425_EC4-20		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		ns
t _{CLRHL} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	75		100		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	30		35		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		25		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	70		90		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	25	75	30	100	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	145		190		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.
[†] \overline{CAS} -before- \overline{RAS} refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257EC4-12		TM4257EC4-15		TM4257EC4-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(CN)} Nibble-mode access time from \overline{CAS}	t _{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4257EC4-12		TM4257EC4-15		TM4257EC4-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(N)} Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _{c(rdWN)} Nibble-mode read-modify-write cycle time	t _{NRMW}	85		105		130		
t _{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t _{NCWD}	25		30		40		
t _{w(CLN)} Nibble-mode pulse duration, \overline{CAS} low	t _{NCAS}	30		40		50		
t _{w(CHN)} Nibble-mode pulse duration, \overline{CAS} high	t _{NCP}	20		25		30		
t _{w(CRWN)} Nibble-mode read-modify-write pulse duration, \overline{CAS} low	t _{NCRW}	55		70		90		
t _{su(WCHN)} Nibble-mode write command setup time before \overline{CAS} high	t _{NCWL}	25		35		45		

Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing



5 Dynamic RAM Modules


TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

write cycle timing




†The enable time (t_{en}) for a write cycle is equal in duration to the access time from $\overline{\text{CAS}}$ ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.

read-write/read-modify-write cycle timing




page-mode read cycle timing




NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.


nibble-mode read cycle timing



nibble-mode read-modify-write-cycle timing




RAS-only refresh cycle timing




5

Dynamic RAM Modules


hidden refresh cycle timing



automatic ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$) refresh cycle timing




TI single-in-line package nomenclature



TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES

SEPTEMBER 1985 — REVISED NOVEMBER 1985

TM425_EL9 . . . L SINGLE-IN-LINE PACKAGE
(TOP VIEW)



- 262,144 X 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Module for Through-Hole Insertion (TM425_EL9)
 - Leadless Module for Use with Sockets (TM425_GU9)
- Utilizes Nine 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME	ACCESS TIME OR ROW COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM425___9-12	120 ns	60 ns	230 ns
TM425___9-15	150 ns	75 ns	260 ns
TM425___9-20	200 ns	100 ns	330 ns

- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Separate $\overline{\text{CAS}}$ Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C
- Downward Compatible with 64K X 9 SIP (TM4164EL9, TM4164FM9)

description

The TM425___9 series are 2304K, dynamic random-access memory modules organized as 262,144 x 9 bits [bit nine (D9, Q9) is internally used for parity and is controlled by $\overline{\text{D9}}$] in a 30-pin single-in-line package comprising nine TMS425_FML, 262,144 x 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3

PIN NOMENCLATURE
TM425_EL9

A0-A8	Address Inputs
CAS, $\overline{\text{CAS}}$ 9	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
Q9	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications for the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES

inch board spacing the TM425___9 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425___9 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 2025 mW typical operating and 115 mW typical standby for 200 ns devices.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425___9 is rated for operation from 0°C to 70°C.

presence detect


This feature is included on the TM425_GU9 to allow for hardware presence detection of the memory module. The $\overline{\text{PRD}}$ pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, $\overline{\text{PRD}}$ is a logic zero as this pin is connected to V_{SS} on the module. $\overline{\text{PRD}}$ can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the nine chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the

TM425_GU9 . . . U SINGLE-IN-LINE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE
TM425_GU9

A0-A8	Address Inputs
$\overline{\text{CAS}}$, $\overline{\text{CAS9}}$	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
$\overline{\text{PRD}}$	Presence Detect (V_{SS})
Q9	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
V_{DD}	5-V Supply
V_{SS}	Ground
$\overline{\text{W}}$	Write Enable

column-address strobes ($\overline{\text{CAS}}$ for M1 thru M8 and $\overline{\text{CAS9}}$ for M9). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers for M1-M8. $\overline{\text{CAS9}}$ is used similarly for M9.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM425___9 dictates the use of early write cycles to prevent contention on D and Q. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8, D9)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ8, D9)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low: $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM425___9.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.


page-mode (TM4256___9)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES

nibble mode (TM4257__9)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time. The next sequential nibble bits can be read or written by cycling \overline{CAS} while \overline{RAS} remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of \overline{CAS} will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

power up

To achieve proper operation, an initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles.

single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness


Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

functional block diagram



†TM425_GU9 only.

**TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin except V _{DD} and data out (see Note 1)	– 1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	– 1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	9 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	– 1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425__9-12		TM425__9-15		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V _{OH}	High-level output voltage	I _{OH} = – 5 mA		2.4	V _{DD}	V		
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0	0.4	V		
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		± 10		µA		
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high		± 10		µA		
I _{DD1} ‡	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		585	702	495	612	mA
I _{DD2} ‡	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open		23	41	23	41	mA
I _{DD3} ‡	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open		405	540	360	477	mA
I _{DD4} ‡	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		315	432	270	387	mA
I _{DD5} ‡	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		288	396	243	351	mA

† All typical values are at T_A = 25°C and nominal supply voltages.

‡ I_{DD1}-I_{DD5} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

**TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES**

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425___9-20		UNIT	
		MIN	TYP [†] MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA	2.4	V _{DD}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA	0	0.4	V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		± 10	μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high		± 10	μA
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open	405	522	mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open	23	41	mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open	315	432	mA
I _{DD4} [‡]	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	225	315	mA
I _{DD5} [‡]	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	198	288	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]I_{DD1}-I_{DD5} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

**capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz**

PARAMETER	MIN	MAX	UNIT
C _{i(A)} Input capacitance, address inputs		63	pF
C _{i(DQ)} Input capacitance, data inputs		17	pF
C _{i(RAS)} Input capacitance, $\overline{\text{RAS}}$ input		72	pF
C _{i(W)} Input capacitance, $\overline{\text{W}}$ input		72	pF
C _{i(CAS9)} Input capacitance, $\overline{\text{CAS9}}$ input		8	pF
C _{i(CAS)} Input capacitance, $\overline{\text{CAS}}$ input		64	pF
C _{i(D9)} Input capacitance, D9 input		7	pF
C _{o(Q9)} Output capacitance, Q9 output		10	pF
C _{o(VDD)} Decoupling capacitance	0.8		μF

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425___9-12		TM425___9-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}		60		75	ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}		120		150	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	0	35	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425___9-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}		100	ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}		200	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

5 Dynamic RAM Modules

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425___9-12		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		ns
$t_{w(CH)P}$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	60	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	120	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRHR} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [‡]	t_{CHR}	25		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [‡]	t_{CSR}	25		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [‡]	t_{RPC}	20		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	60	ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡] \overline{CAS} -before- \overline{RAS} refresh only.

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425__9-15		TM425__9-20		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	t_{CP}	145				ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	260		330		ns
$t_c(W)$ Write cycle time	t_{WC}	260		330		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		30		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low	t_{CAS}	75	10,000	100	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low	t_{RAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		60		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	25		30		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns
t_{RLCH} Delay time, \overline{CAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	75		100		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [‡]	t_{CHR}	30		35		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [‡]	t_{CSR}	30		35		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [‡]	t_{RPC}	20		25		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	75	30	100	ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡] \overline{CAS} -before- \overline{RAS} refresh only.

NIBBLE-MODE CYCLE


switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257__9-12		TM4257__9-15		TM4257__9-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _a (CN) Nibble-mode access time from $\overline{\text{CAS}}$	t _{NCAC}	30		40		50		ns


timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257__9-12		TM4257__9-15		TM4257__9-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _c (N) Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _{CLRHN} Nibble-mode delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay	t _{NCWD}	25		30		40		
t _w (CLN) Nibble-mode pulse duration, $\overline{\text{CAS}}$ low	t _{NCAS}	30		40		50		
t _w (CHN) Nibble-mode pulse duration, $\overline{\text{CAS}}$ high	t _{NCP}	20		25		30		
t _{su} (WCHN) Nibble-mode write command setup time before $\overline{\text{CAS}}$ high	t _{NCWL}	25		35		45		

early write cycle timing




nibble-mode write cycle timing




TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
 262,144 BY 9-BIT DYNAMIC RAM MODULES


RAS-only refresh timing



hidden refresh cycle timing




automatic (\overline{CAS} -before- \overline{RAS}) refresh cycle timing



TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

TI single-in-line package nomenclature †



E Version	L Package	Max Access	L 0°C to 70°C
Pin 24-No Connect	(76,2 x 16,5 mm)	- 12 120 ns	
G Ver	(3.0 x 0.65 inches)	- 15 150 ns	
Pin 24 : 1 .	U Package	- 20 200 ns	
	(88,9 x 16,5 mm)		
	(3.5 x 0.65 inches)		

† The E pinout configuration designator is used when specifying the L package; the G pinout configuration version designator is used when specifying the U package.

- 262,144 X 5 Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-in-Line Package (SIP)
- Utilizes Five 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TM425_EQ5-12	120 ns	60 ns	230 ns	275 ns
TM425_EQ5-15	150 ns	75 ns	260 ns	305 ns
TM425_EQ5-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data-Input and Output Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM425_EQ5-12	1625 mW	65 mW
TM425_EQ5-15	1375 mW	65 mW
TM425_EQ5-20	1125 mW	65 mW

- Operating Free-Air Temperature . . . 0 °C to 70 °C
- Downward Compatible with 64K X 5 Single-in-Line Package (TM4164EQ5)


description

The TM425_EQ5 is a 1280K, dynamic random-access memory module organized as 262,144 x 5 bits in a 24-pin single-in-line package comprising five TMS425_FML, 262,144 x 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with five 0.1 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425_EQ5 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425_EQ5 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 1125 mW typical operating and 65 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

**Q SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D1-D5	Data Inputs
NC	No Connection
Q1-Q5	Data Outputs
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

TM4256EQ5, TM4257EQ5

262,144 BY 5-BIT DYNAMIC RAM MODULES

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425_EQ5 is rated for operation from 0°C to 70°C.

operation

address (A0 through A8)

Eight address bits are required to decode 1 of 262,144 storage cell locations on each of the five chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data-outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data-in (D1-D5)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data-out (Q1-Q5)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remain valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page-mode (TM4256EQ5)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single module, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

nibble mode (TM4257EQ5)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time. The next sequential nibble bits can be read or written by cycling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8 , RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of $\overline{\text{CAS}}$ will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or read-modify-write) may be performed in any desired combination.

power up

To achieve proper device operation, an initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles.


single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze




TM4256EQ5, TM4257EQ5 262,144 BY 5-BIT DYNAMIC RAM MODULES

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	5 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NDTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0			V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_EQ5-12			TM425_EQ5-15			UNIT	
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA			2.4		V _{DD}	V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0		0.4	V	
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10			µA	
I _D	Output current (leakage)	V _D = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10			µA	
I _{DD1}	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open			325	390	275	340	mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			13	23	13	23	mA
I _{DD3}	Average refresh current	t _C = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open			225	300	200	265	mA
I _{DD4}	Average page-mode current	t _{C(p)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			175	240	150	215	mA
I _{DD5}	Average nibble-mode current	t _{C(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			160	220	135	160	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

5
Dynamic RAM Modules

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_EQ5-20			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10 μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10 μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			225 290 mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			13 23 mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open			175 240 mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			125 175 mA
I _{DD5}	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			110 160 mA

†All typical values are at T_A = 25°C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		35 pF
C _{i(D)}	Input capacitance, data inputs		35 pF
C _{i(RAS)}	Input capacitance, $\overline{\text{RAS}}$ input		40 pF
C _{i(W)}	Input capacitance, $\overline{\text{W}}$ input		40 pF
C _{i(CAS)}	Input capacitance, $\overline{\text{CAS}}$ input		40 pF
C _{o(Q)}	Output capacitance, data outputs		10 pF
C _{o(VDD)}	Decoupling capacitance		0.6 μF

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425 EQ5-12		TM425 EQ5-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	60		75		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	0	35	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425 EQ5-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	100		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425_EQ5-17		UNIT
		MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	165		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	230		ns
$t_c(W)$ Write cycle time	t_{WC}	230		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	275		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	60	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	120	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	35		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_w(RL)$.

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range
 (continued)

	ALT. SYMBOL	TMS4256-EQ5-12		UNIT
		MIN	MAX	
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high†	t_{CHR}	25		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low†	t_{CSR}	25		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low†	t_{RPC}	20		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	60		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	60	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	120		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

†CAS-before-RAS refresh only.

5
Dynamic RAM Modules

TM4256EQ5, TM4257EQ5 262,144 BY 5-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)

	ALT. SYMBOL	TM425_EQ5-15		TM425_EQ5-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t_{PC}	145		190		ns
$t_{c(PM)}$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	190		245		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	260		330		ns
$t_{c(W)}$ Write cycle time	t_{WC}	260		330		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	305		370		ns
$t_{w(CHP)}$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		30		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	75	10,000	100	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high	t_{RP}	100		120		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	150	10,000	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	25		30		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_{w(CL)}$). This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM425_EQ5-15		TM425_EQ5-20		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		ns
t _{CLRHR} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSR}	75		100		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	30		35		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		25		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	70		90		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	30	75	30	100	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	145		190		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.
[†]CAS-before-RAS refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257EQ5-12		TM4257EQ5-15		TM4257EQ5-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _a (CN) Nibble-mode access time from \overline{CAS}	t _{NCAC}		30		40		50	ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4257EQ5-12		TM4257EQ5-15		TM4257EQ5-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _c (N) Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _c (rdWN) Nibble-mode read-modify-write cycle time	t _{NRMW}	85		105		130		
t _{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t _{NCWD}	25		30		40		
t _w (CLN) Nibble-mode pulse duration, \overline{CAS} low	t _{NCAS}	30		40		50		
t _w (CHN) Nibble-mode pulse duration, \overline{CAS} high	t _{NCP}	20		25		30		
t _w (CRWN) Nibble-mode read-modify-write pulse duration, \overline{CAS} low	t _{NCRW}	55		70		90		
t _{su} (WCHN) Nibble-mode write command setup time before \overline{CAS} high	t _{NCWL}	25		35		45		

Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES


write cycle timing



†The enable time (t_{en}) for a write cycle is equal in duration to the access time from CAS ($t_a(C)$) in a read cycle; but the active levels at the output are invalid.


5 Dynamic RAM Modules

read-write/read-modify-write cycle timing




TM4256EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULE

page-mode read cycle timing



NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify write timing specifications are not violated.


page-mode write cycle timing




NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.



nibble-mode read cycle timing




nibble-mode read-modify-write-cycle timing




TM4256EQ5, TM4257EQ5
262,144 BY 4-BIT DYNAMIC RAM MODULES

RAS-only refresh cycle timing




5

hidden refresh cycle timing




Dynamic RAM Modules

automatic ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$) refresh cycle timing



T1 single-in-line package nomenclature



5
Dynamic RAM Modules

TM4256FC1, TM4257FC1 1,048,576 BY 1-BIT DYNAMIC RAM MODULES


OCTOBER 1985 — REVISED NOVEMBER 1985

- 1,048,576 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-in-Line Package (SIP)
- Utilizes Four 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Range:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TM425_FC1-12	120 ns	60 ns	230 ns	275 ns
TM425_FC1-15	150 ns	75 ns	260 ns	305 ns
TM425_FC1-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data Input and Output Lines
- Operating Free-Air Temperature . . . 0°C to 70°C

C SINGLE-IN-LINE PACKAGE
(TOP VIEW)



description

The TM425_FC1 series are 1024K, dynamic random-access memory modules organized as 1,048,576×1 bit in a 22-pin single-in-line package comprising four TMS425_FML, 262,144×1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance

over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425_FC1 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425_FC1 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 225 mW typical operating and 50 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425_FC1 is rated for operation from 0°C to 70°C.

PIN NOMENCLATURE

A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D	Data Input
NC	No Connection
Q	Data Output
$\overline{\text{RAS1-RAS4}}$	Row-Address Strobes
VDD	5-V Supply
VSS	Ground
W	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS
INSTRUMENTS**
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the four chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobes ($\overline{RAS}1$ - $\overline{RAS}4$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe. All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select activating the column decoder and the input and output buffers.

write enable (\overline{W})

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write cycle. The falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the output goes active after the access time interval $t_a(C)$ that begins with the negative transition of \overline{CAS} as long as $t_a(R)$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} is low; \overline{W} going high returns it to a high-impedance state. In the early write cycle, the output is always in the high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless \overline{CAS} is applied, the \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power. All four devices may be refreshed together by enabling $\overline{RAS}1$ - $\overline{RAS}4$ simultaneously.

\overline{CAS} -before- \overline{RAS} refresh

The \overline{CAS} -before- \overline{RAS} refresh is utilized by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CLRL}) and holding it low after \overline{RAS} falls (see parameter t_{RLCHR}). For successive \overline{CAS} -before- \overline{RAS} refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding \overline{CAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a " \overline{RAS} -only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page mode (TM4256FC1)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.

nibble mode (TM4257FC1)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time. The next sequential nibble bits can be read or written by cycling \overline{CAS} while \overline{RAS} remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of \overline{CAS} will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

power up


To achieve proper operation, an initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze

TM4256FC1, TM4257FC1 1,048,576 BY 1-BIT DYNAMIC RAM MODULES

functional block diagram



Dynamic RAM Modules

TM4256FC1, TM4257FC1

1,048,576 BY 1-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature		0	70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_FC1-12		TM425_FC1-15		UNIT		
		MIN	TYP [†]	MAX	MIN		TYP [†]	MAX
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V _{DD}	V		
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0	0.4	V		
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		±10		μA		
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, \overline{CAS} high		±10		μA		
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, Output open [‡]		65	78	55	68	mA
I _{DD2}	Standby current	After 1 memory cycle, \overline{RAS} and \overline{CAS} high, Output open		10	18	10	18	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, \overline{CAS} high and \overline{RAS} cycling, Output open		180	240	160	212	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, \overline{RAS} low and \overline{CAS} cycling, Output open [‡]		35	48	30	43	mA
I _{DD5}	Average nibble-mode current	t _{c(N)} = minimum cycle, \overline{RAS} low and \overline{CAS} cycling, Output open [‡]		32	44	27	39	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]Assuming standard operation of one device access.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_FC1-20			UNIT
		MIN	TYP†	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA	2.4		V _{DD}	V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA	0		0.4	V
I _I Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10	μA
I _O Output current (leakage)	V _O = 0.4 V to 5.5 V V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10	μA
I _{DD1} Average operating current during read or write cycle	t _c = minimum cycle, Output open‡		45	58	mA
I _{DD2} Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, Output open		10	18	mA
I _{DD3} Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, Output open		140	192	mA
I _{DD4} Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, Output open‡		25	35	mA
I _{DD5} Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, Output open‡		22	32	mA

†All typical values are at T_A = 25°C and nominal supply voltages.

‡Assuming standard operation of one device access.

**capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz**

PARAMETER	MIN	MAX	UNIT
C _{i(A)} Input capacitance, address inputs		28	pF
C _{i(D)} Input capacitance, $\overline{\text{D}}$ inputs		28	pF
C _{i(RAS)} Input capacitance, $\overline{\text{RAS}}$ inputs		8	pF
C _{i(W)} Input capacitance, $\overline{\text{W}}$ input		32	pF
C _{i(CAS)} Input capacitance, $\overline{\text{CAS}}$ input		32	pF
C _{o(Q)} Output capacitance, data output		40	pF
C _{o(VDD)} Decoupling capacitance	0.4		μF

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_FC1-12		TM425_FC1-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	60		75		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	30	0	30	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_FC1-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	100		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

5
 Dynamic RAM Modules

TM4256FC1, TM4257FC1

1,048,576 BY 1-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT. SYMBOL	TM425_FC1-12		UNIT
			MIN	MAX	
$t_{c(P)}$	Page-mode cycle time (read or write cycle)	tPC	1		ns
$t_{c(PM)}$	Page-mode cycle time (read-modify-write cycle)	tPCM	165		ns
$t_{c(rd)}$	Read cycle time [†]	tRC	230		ns
$t_{c(W)}$	Write cycle time	tWC	230		ns
$t_{c(rdW)}$	Read-write/read-modify-write cycle time	tRWC	275		ns
$t_w(CHIP)$	Pulse duration, \overline{CAS} high (page mode)	tCP	50		ns
$t_w(CH)$	Pulse duration, \overline{CAS} high (non-page mode)	tCPN	25		ns
$t_w(CL)$	Pulse duration, \overline{CAS} low [‡]	tCAS	60	10,000	ns
$t_w(RH)$	Pulse duration, \overline{RAS} high	tRP	100		ns
$t_w(RL)$	Pulse duration, \overline{RAS} low [§]	tRAS	120	10,000	ns
$t_w(W)$	Write pulse duration	tWP	40		ns
t_t	Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	tT	3	50	ns
$t_{su(CA)}$	Column-address setup time	tASC	0		ns
$t_{su(RA)}$	Row-address setup time	tASR	0		ns
$t_{su(D)}$	Data setup time	tDS	0		ns
$t_{su(rd)}$	Read-command setup time	tRCS	0		ns
$t_{su(WCL)}$	Early write-command setup time before \overline{CAS} low	tWCS	0		ns
$t_{su(WCH)}$	Write-command setup time before \overline{CAS} high	tCWL	40		ns
$t_{su(WRH)}$	Write-command setup time before \overline{RAS} high	tRWL	40		ns
$t_h(CLCA)$	Column-address hold time after \overline{CAS} low	tCAH	20		ns
$t_h(RA)$	Row-address hold time	tRAH	15		ns
$t_h(RLCA)$	Column-address hold time after \overline{RAS} low	tAR	80		ns
$t_h(CLD)$	Data hold time after \overline{CAS} low	tDH	35		ns
$t_h(RLD)$	Data hold time after \overline{RAS} low	tDHR	95		ns
$t_h(WLD)$	Data hold time after \overline{W} low	tDH	35		ns
$t_h(CHrd)$	Read-command hold time after \overline{CAS} high	tRCH	0		ns
$t_h(RHrd)$	Read-command hold time after \overline{RAS} high	tRRH	10		ns
$t_h(CLW)$	Write-command hold time after \overline{CAS} low	tWCH	35		ns
$t_h(RLW)$	Write-command hold time after \overline{RAS} low	tWCR	95		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	ALT. SYMBOL	TM4256FC1-12		UNIT
		t _{il}	t _{il}	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	120		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		ns
t _{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	60		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	25		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	25		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	60		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	30	60	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	120		ns
t _{rf} Refresh time interval	t _{REF}		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]CAS-before-RAS refresh only.

Dynamic RAM Modules

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	ALT. SYMBOL	TM425_FC1-15		TM425_FC1-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t _{PC}	145		145		ns
$t_{c(PM)}$ Page-mode cycle time (read-modify-write cycle)	t _{PCM}	190		245		ns
$t_{c(rd)}$ Read cycle time [†]	t _{RC}	260		330		ns
$t_{c(W)}$ Write cycle time	t _{WC}	260		330		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t _{RWC}	305		370		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t _{CP}	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t _{CPN}	25		30		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t _{CAS}	75	10,000	100	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t _{RP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t _{RAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t _{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t _T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t _{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t _{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t _{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t _{RCS}	0		0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t _{WCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t _{CWL}	45		60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t _{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t _{CAH}	25		30		ns
$t_h(RA)$ Row-address hold time	t _{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t _{AR}	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t _{DH}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t _{DHR}	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t _{DH}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t _{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t _{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t _{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t _{WCR}	120		155		ns

Continued next page

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM425_FC1-15		TM425_FC1-20		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		ns
t _{CLRHH} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	75		100		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	30		35		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		25		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	70		90		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	30	75	30	100	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	145		190		ns
t _{tf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.
[†]CAS-before-RAS refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257FC1-12		TM4257FC1-15		TM4257FC1-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(CN)} Nibble-mode access time from \overline{CAS}	t _{NCAC}		30		40		50	ns


timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4257FC1-12		TM4257FC1-15		TM4257FC1-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(N)} Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _{c(rdWN)} Nibble-mode read-modify-write cycle time	t _{NRMW}	85		105		130		
t _{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t _{NCWD}	25		30		40		
t _{w(CLN)} Nibble-mode pulse duration, \overline{CAS} low	t _{NCAS}	30		40		50		
t _{w(CHN)} Nibble-mode pulse duration, \overline{CAS} high	t _{NCP}	20		25		30		
t _{w(CRWN)} Nibble-mode read-modify-write pulse duration, \overline{CAS} low	t _{NCRW}	55		70		90		
t _{su(WCHN)} Nibble-mode write command setup time before \overline{CAS} high	t _{NCWL}	25		35		45		


Dynamic RAM Modules

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

early write cycle timing




write cycle timing



†The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_a(C)$) in a read cycle; but the active levels at the output are invalid.


TM4256FC1, TM4257FC1
 1,048,576 BY 1-BIT DYNAMIC RAM MODULES

read-write/read-modify-write cycle timing



Dynamic RAM Modules


page-mode read cycle timing



NOTE 4: A write cycle can be intermixed with read cycles as long as the write timing specifications are not violated.




page-mode read-modify-write cycle timing




NOTE 6: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

nibble-mode write cycle timing




TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULE


nibble-mode read-modify-write-cycle timing



RAS-only refresh cycle timing




hidden refresh cycle timing



TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES


automatic ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$) refresh cycle timing



5

Dynamic RAM Modules

TI single-in-line package nomenclature




- 262,144 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Module for Through-Hole Insertion (TM425_FL8)
 - Leadless Module for Use with Sockets (TM425_GU8)
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM425___8-12	120 ns	60 ns	230 ns
TM425___8-15	150 ns	75 ns	260 ns
TM425___8-20	200 ns	100 ns	330 ns

- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C
- Downward Compatible with 64K X 8 SIP (TM4164FL8, TM4164FM8)

TM425_FL8 . . . L SINGLE-IN-LINE PACKAGE
(TOP VIEW)



5
Dynamic RAM Modules

description

The TM425___8 series are 2048K, dynamic random-access memory modules organized as 262,144 x 8 bits in a 30-pin single-in-line package comprising eight TMS425_FML, 262,144 x 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425___8 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC

PIN NOMENCLATURE TM425_FL8	
A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic values and other specifications are subject to change without notice.

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

board size, and fewer plated-through holes, a cost savings can be realized.

The TM425___8 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 2200 mW typical operating and 100 mW typical standby for 200 ns devices.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425___8 is rated for operation from 0°C to 70°C.

presence detect


This feature is included on the TM425_GU8 to allow for hardware presence detection of the memory module. The $\overline{\text{PRD}}$ pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, $\overline{\text{PRD}}$ is a logic zero as this pin is connected to VSS on the module. $\overline{\text{PRD}}$ can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the eight chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobes. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers for M1-M8.

TM425_GU8 . . . U SINGLE-IN-LINE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE
TM425_GU8

A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{PRD}}$	Presence Detect (VSS)
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

write enable (\overline{W})

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM425__8 dictates the use of early write cycles to prevent contention on DQ. When \overline{W} goes low prior to \overline{CAS} , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of \overline{CAS} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal.

data out (DQ1-DQ8)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while \overline{CAS} is low; \overline{CAS} going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM425__8.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless \overline{CAS} is applied, the \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.

\overline{CAS} -before- \overline{RAS} refresh

The \overline{CAS} -before- \overline{RAS} refresh is utilized by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CLR}) and holding it low after \overline{RAS} falls (see parameter t_{RLCHR}). For successive \overline{CAS} -before- \overline{RAS} refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding \overline{CAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a " \overline{RAS} -only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page-mode (TM4256__8)


Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.



TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

nibble mode (TM4257__8)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time. The next sequential nibble bits can be read or written by cycling \overline{CAS} while \overline{RAS} remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of \overline{CAS} will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

power up

To achieve proper operation, an initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles.

5

Dynamic RAM Modules

single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze


Contact area for socketable devices: Nickel plate and solder plate on top of copper

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



†TM425_GU8 only.

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	−1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	−1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	8 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	−65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	−1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425__-8-12		TM425__-8-15		UNIT		
		MIN	TYP [†]	MAX	MIN		TYP [†]	MAX
V _{OH}	High-level output voltage	I _{OH} = −5 mA		2.4	V _{DD}	V		
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0	0.4	V		
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		±10		μA		
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high		±10		μA		
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		520	624	440	544	mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open		20	36	20	36	mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open		360	480	320	424	mA
I _{DD4} [‡]	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		280	384	240	344	mA
I _{DD5} [‡]	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		256	352	216	312	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]I_{DD1}-I_{DD5} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

**TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES**

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425___8-20			UNIT
		MIN	TYP†	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA	2.4		V _{DD}	V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA	0		0.4	V
I _I Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			± 10	μA
I _O Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10	μA
I _{DD1} ‡ Average operating current during read or write cycle	t _c = minimum cycle, All outputs open	360	464		mA
I _{DD2} ‡ Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open	20	36		mA
I _{DD3} ‡ Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open	280	384		mA
I _{DD4} ‡ Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	200	280		mA
I _{DD5} ‡ Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	176	256		mA

†All typical values are at T_A = 25°C and nominal supply voltages.

‡I_{DD1}-I_{DD5} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

**capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz**

PARAMETER	MIN	MAX	UNIT
C _{i(A)} Input capacitance, address inputs		56	pF
C _{i(DQ)} Input capacitance, data inputs		16	pF
C _{i(RAS)} Input capacitance, $\overline{\text{RAS}}$ input		64	pF
C _{i(W)} Input capacitance, W input		64	pF
C _{i(CAS)} Input capacitance, $\overline{\text{CAS}}$ input		64	pF
C _{o(VDD)} Decoupling capacitance	0.8		μF

Additional information on these products can be obtained from the factory as it becomes available.

**TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES**

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425___8-12		TM425___8-15		UNIT
			MIN	MAX	MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	60		75		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns
$t_{dis}(CH)$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	0	35	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425___8-20		UNIT
			MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	100		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis}(CH)$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

5 Dynamic RAM Modules

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425__ 8-12		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		ns
$t_{w(CH)P}$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	60	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	120	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [‡]	t_{CHR}	25		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [‡]	t_{CSR}	25		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [‡]	t_{RPC}	20		ns
t_{RLCL} Delay time, \overline{CAS} low to \overline{RAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	60	ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡] \overline{CAS} -before- \overline{RAS} refresh only.

Dynamic RAM Modules

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425__ 8-15		TM425__ 8-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t_{PC}	145		190		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	260		330		ns
$t_{c(W)}$ Write cycle time	t_{WC}	260		330		ns
$t_{w(CH)P}$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		30		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	75	10,000	100	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		120		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	150	10,000	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	25		30		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	75		100		ns
t_{CLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [‡]	t_{CHR}	30		35		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [‡]	t_{CSR}	30		35		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [‡]	t_{RPC}	20		25		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	75	30	100	ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡] \overline{CAS} -before- \overline{RAS} refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257__8-12		TM4257__8-15		TM4257__8-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _a (CN) Nibble-mode access time from $\overline{\text{CAS}}$	t _{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257__8-12		TM4257__8-15		TM4257__8-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _c (N) Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _{CLRHN} Nibble-mode delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay	t _{NCWD}	25		30		40		
t _w (CLN) Nibble-mode pulse duration, $\overline{\text{CAS}}$ low	t _{NCAS}	30		40		50		
t _w (CHN) Nibble-mode pulse duration, $\overline{\text{CAS}}$ high	t _{NCP}	20		25		30		
t _{su} (WCHN) Nibble-mode write command setup time before $\overline{\text{CAS}}$ high	t _{NCWL}	25		35		45		

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing


5
Dynamic RAM Modules



early write cycle timing



page-mode write cycle timing




NOTE 5: A read cycle can be intermixed with write cycles as long as read timing specifications are not violated.




Dynamic RAM Modules

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES


RAS-only refresh timing



hidden refresh cycle timing




automatic (\bar{CAS} -before- \bar{RAS}) refresh cycle timing



TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

TI single-in-line package nomenclature †



†The F pinout configuration designator is used when specifying the L package; the G pinout configuration version designator is used when specifying the U package.



Dynamic RAM Modules

- 262,144 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Module for Through-Hole Insertion (TM4256GV8)
 - Leadless Module for Use with Sockets (TM4256GP8)
- Low Profile, Double-Side Mount . . . 0.45" Height
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:


	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ-OR-WRITE CYCLE (MIN)
TMS4256-12	120 ns	60 ns	230 ns	270 ns
TMS4256-15	150 ns	75 ns	260 ns	305 ns
TMS4256-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C
- Upward Compatible with Planned 1 Meg DRAM Family (Height and Length May Increase)

description

The TM4256G_8 series are 2048K, dynamic random-access memory modules organized as 262,144 × 8 bits in a 30-pin single-in-line package comprising eight TMS4256FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with eight 0.2 μF decoupling capacitors. Each TMS4256FML is described in the data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed. The module is rated for operation from 0°C to 70°C.

V SINGLE-IN-LINE PACKAGE †
(TOP VIEW)




†TM4256GV8 package is shown.

PIN NOMENCLATURE

A0-A8	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
PRD	Presence Detect
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable


TM4256GP8, TM4256GV8 262,144 BY 8-BIT DYNAMIC RAM MODULES

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

functional block diagram



5
Dynamic RAM Modules

operation

The TM4256G_8 operates as eight TMS4256s connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of its operation. The common I/O feature of the TM4256G_8 requires the use of early-write cycles to prevent contention on D and Q.

presence detect

This feature allows for hardware presence detection of the memory module. The $\overline{\text{PRD}}$ pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, $\overline{\text{PRD}}$ is a logic zero as this pin is connected to V_{SS} on the module. $\overline{\text{PRD}}$ can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.


specifications

For TMS4256 electrical specifications, refer to the TMS4256 data sheet. The common I/O feature of the TM4256G_8 dictates the use of early-write cycles to prevent contention on D and Q.

single-in-line package and components

- PC substrate: 0.79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze
- Contact area for socketable devices: Nickel plate and solder plate on top of copper

TI single-in-line package nomenclature



V Package
 (78.7 x 11.4 mm)
 (3.1 x 0.45 inches)
 P Package
 (88.9 x 11.4 mm)
 (3.5 x 0.45 inches)

Max Access
 - 12 120 ns
 - 15 150 ns
 - 20 200 ns

L 0°C to 70°C

- 262,144 X 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Module for Through-Hole Insertion (TM4256GV9)
 - Leadless Module for Use with Sockets (TM4256GP9)
- Low Profile, Double-Side Mount . . . 0.45" Height
- Utilizes Nine 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TMS4256-12	120 ns	60 ns	230 ns	270 ns
TMS4256-15	150 ns	75 ns	260 ns	305 ns
TMS4256-20	200 ns	100 ns	330 ns	370 ns


- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Separate $\overline{\text{CAS}}$ Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C
- Upward Compatible with Planned 1 Meg DRAM Family (Height and Length May Increase)

description

The TM4256G_9 series is a 2304K, dynamic random-access memory module organized as 262,144 x 9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by $\overline{\text{CAS9}}$] in a 30-pin single-in-line package comprising nine TMS4256FML, 262,144 x 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with nine 0.2 μF

decoupling capacitors mounted beneath the chip carriers. Each TMS4256FML is described in the data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial

V SINGLE-IN-LINE PACKAGE[†]
(TOP VIEW)



[†]TM4256GV9 package is shown.


PIN NOMENCLATURE	
A0-A8	Address Inputs
$\overline{\text{CAS}}$, $\overline{\text{CAS9}}$	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
$\overline{\text{PRD}}$	Presence Detect
Q9	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable



TM4256GP9, TM4256GV9
262,144 BY 9-BIT DYNAMIC RAM MODULES

applications) flows prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed. The module is rated for operation from 0°C to 70°C.

functional block diagram



operation

The TM4256G_9 operates as nine TMS4256s connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of its operation. The common I/O feature of the TM4256G_9 dictates the use of early-write cycles to prevent contention on D and Q.

specifications

For TMS4256 electrical specifications, refer to the TMS4256 data sheet. The common I/O feature of the TM4256G_9 dictates the use of early-write cycles to prevent contention on D and Q.


presence detect

This feature allows for hardware presence detection of the memory module. The $\overline{\text{PRD}}$ pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, $\overline{\text{PRD}}$ is a logic zero as this pin is connected to V_{SS} on the module. $\overline{\text{PRD}}$ can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze
- Contact area for socketable devices: Nickel plate and solder plate on top of copper

T1 single-in-line package nomenclature





Dynamic RAM Modules

- 524,288 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-in-Line Package (SIP)
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TMS4256-12	120 ns	60 ns	230 ns	270 ns
TMS4256-15	150 ns	75 ns	260 ns	305 ns
TMS4256-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data-In and Data-Out Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4256HE4-12	2600 mW	100 mW
TM4256HE4-15	2400 mW	100 mW
TM4256HE4-20	1800 mW	100 mW

- Operating Free-Air Temperature . . . 0°C to 70°C


description

The TM4256HE4 is a 2048K, dynamic random-access memory module organized as 524,288 X 4 bits in a 24-pin single-in-line package (SIP) comprising eight TMS4256FML, 262,144 X 1 bit dynamic RAM's in 18-lead plastic-chip carriers mounted on both sides of a substrate together with four 0.2 μF decoupling capacitors. The on-board capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.475 inch board spacing, the TM4256HE4 has a density of seven devices per square inch (approximately 2.8X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The on-board capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.475 inch board spacing, the TM4256HE4 has a density of seven devices per square inch (approximately 2.8X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM4256HE4 is organized as two banks of 256K X 4 selected by $\overline{\text{RAS1}}$, $\overline{\text{RAS2}}$; $\overline{\text{CAS}}$ and $\overline{\text{W}}$ which are common to all devices. The D and Q signals are common to pairs of devices on opposing sides of the substrate. This configuration requires that only one RAS signal be active during a read or write cycle to prevent data bus contention or writing erroneous data. On refresh cycles ($\overline{\text{CAS}}$ high), $\overline{\text{RAS1}}$ and $\overline{\text{RAS2}}$ can be low at the same time.

E SINGLE-IN-LINE PACKAGE†
(TOP VIEW)



†RAS1 is the row-address strobe for side 1, and RAS2 is the row-address strobe for side 2. Side 1 is shown in top view.

PIN NOMENCLATURE	
A0-A8	Address Inputs
CAS	Column-Address Strobe
D1-D4	Data Inputs
NC	No Connection
Q1-Q4	Data Outputs
$\overline{\text{RAS1}}$, $\overline{\text{RAS2}}$	Row-Address Strobes
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

TMS4256HE4 **524,288 BY 4-BIT DYNAMIC RAM MODULE**

Each TMS4256FML is described in the TMS4256 data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the substrate, a further set of electrical tests is performed.

operation

The TMS4256HE4 operates as eight TMS4256s connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of its operation.

specifications


For TMS4256 electrical specifications, refer to the TMS4256 data sheet.

single-in-line package and components

PC substrate: 1,14 mm (0.045 inch) minimum thickness
Bypass capacitors: Multilayer ceramic
Leads: Tin/lead solder coated over phosphor-bronze


TM4256HE4 524,288 BY 4-BIT DYNAMIC RAM MODULE

functional block diagram



TM4256HE4
524,288 BY 4-BIT DYNAMIC RAM MODULE

TI single-in-line package nomenclature



(61 x 11.4 mm)
 (2.4 x 0.45 inches)

Max Access
 - 12 120 ns
 - 15 150 ns
 - 20 200 ns

L 0°C to 70°C

Dynamic RAM Modules

- 16,384 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- Utilizes Two 16K X 4 Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4416KU8-12	120 ns	70 ns	230 ns
TM4416KU8-15	150 ns	80 ns	260 ns

- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4416KU8-12	400 mW	30 mW
TM4416KU8-15	350 mW	30 mW

- Operating Free-Air Temperature . . . 0°C to 70°C

description


The TM4416KU8 is a 128K, dynamic random-access memory module organized as 16,384 x 8 bits in a 30-pin single-in-line package comprising two TMS4416FPL, 16,384 x 4 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with two 0.2 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the six column-address bits are set up on pins A1 through A6 and latched onto the

**U SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

5

Dynamic RAM Modules

chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The grounded output-enable ($\overline{\text{G}}$) dictates the use of early write cycles to prevent contention on DQ. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ8)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remain valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the grounded output enable.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single module, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the $\overline{\text{RAS}}$ input must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitor: Multilayer ceramic


Contact area for socketable devices: Nickel plate and solder plate on top of copper

TM4416KU8 16,384 BY 8-BIT DYNAMIC RAM MODULE

logic symbol†



functional block diagram



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin except V _{DD} and data out (see Note 1)	- 1.5 V to 10 V
Voltage range for V _{DD} supply and data out with respect to V _{SS}	- 1 V to 6 V
Short circuit output current	50 mA
Power dissipation	2 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	- 65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.

2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

5
Dynamic RAM Modules

TM4416KU8

16,384 BY 8-BIT DYNAMIC RAM MODULE

recommended operating conditions

		MIN	NOM	MAX	UNIT	
V _{DD}	Supply voltage	4.5	5	5.5	V	
V _{SS}	Supply voltage	0			V	
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V	
		V _{DD} = 5.5 V		5.8		
V _{IL}	Low-level input voltage (see Notes 3 and 4)	-0.6	0	0.8	V	
T _A	Operating free-air temperature	0			70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4416KU8-12			TM4416KU8-15			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -2 mA			2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10			μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10			μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			108			mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			10			mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open			92			mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			92			mA

†All typical values are at T_A = 25°C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER		MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	14	pF
C _{i(RC)}	Input capacitance, strobe inputs	20	pF
C _{i(W)}	Input capacitance, write-enable input	20	pF
C _{i/O}	Input/output capacitance, data ports	10	pF

TM4416KU8
16,384 BY 8-BIT DYNAMIC RAM MODULE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4416KU8-12		TM4416KU8-15		UNIT
			MIN	MAX	MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	70		80		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, $C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4416KU8-12		TM4416KU8-15		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}					ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	230		260		ns
$t_c(W)$ Write cycle time	t_{WC}	230		260		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	315		365		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	40		50		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low	t_{CAS}	70	10,000	80	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low	t_{RAS}	120	10,000	150	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	30		40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	5		5		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		60		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	35		40		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		30		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		110		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	40		60		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	90		130		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		10		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	40		60		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		130		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	70		80		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	50	25	70	ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		-5		ns
t_{rf} Refresh time interval	t_{REF}	4		4		ms


[†]All cycle times assume $t_t = 5$ ns.

[‡]Page mode only.


Dynamic RAM Modules 5

TM4416KU8
16,384 BY 8-BIT DYNAMIC RAM MODULE

read cycle timing




early write cycle timing




TM4416KU8
16,384 BY 8-BIT DYNAMIC RAM MODULE

RAS-only refresh timing



5 Dynamic RAM Modules

T1 single-in-line package nomenclature



- 65,536 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- Utilizes Two 64K X 4 Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4464LU8-12	120 ns	60 ns	230 ns
TM4464LU8-15	150 ns	75 ns	260 ns

- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4464LU8-12	650 mW	25 mW
TM4464LU8-15	550 mW	25 mW

- Operating Free-Air Temperature . . . 0°C to 70°C

description


The TM4464LU8 is a 512K, dynamic random-access memory module organized as 65,536 × 8 bits in a 30-pin single-in-line package comprising two TMS4464FML, 65,536 × 4 bit dynamic RAM's in 22-lead plastic chip carriers mounted on top of a substrate together with two 0.2 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 65,536 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

**U SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

TM4464LU8

65,536 BY 8-BIT DYNAMIC RAM MODULE

write enable (\overline{W})

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4464LU8 dictates the use of early write cycles to prevent contention on DQ. When \overline{W} goes low prior to \overline{CAS} , the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of \overline{CAS} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal.

data out (DQ1-DQ8)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while \overline{CAS} is low; \overline{CAS} going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the grounded output enable.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless \overline{CAS} is applied, the \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single module, the row address and \overline{RAS} are applied to multiple modules. \overline{CAS} is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the \overline{RAS} input must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.

single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic


Contact area for socketable devices: Nickel plate and solder plate on top of copper

TM4464LU8 65,536 BY 8-BIT DYNAMIC RAM MODULE

logic symbol†



functional block diagram



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Dynamic RAM Modules

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range for V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	2 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.

2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

TM4464LU8

65,536 BY 8-BIT DYNAMIC RAM MODULE

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		5.8	
V _{IL}	Low-level input voltage (see Note 3)	-1	0	0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 3: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4464LU8-12			TM4464LU8-15			UNIT	
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
V _{OH}	High-level output voltage	I _{OH} = -2 mA			2.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA					0.4	V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V				±10		μA	
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high				±10		μA	
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			130	160	110	140	mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			5	10	5	10	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open			100	120	90	110	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			90	110	80	100	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER	MIN	MAX	UNIT	
C _{i(A)}	Input capacitance, address inputs		14	pF
C _{i(RC)}	Input capacitance, strobe inputs		20	pF
C _{i(W)}	Input capacitance, write-enable input		20	pF
C _{i/o}	Input/output capacitance, data ports		10	pF
C _{o(VDD)}	Decoupling capacitance		0.4	μF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4464LU8-12		TM4464LU8-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}		70		80	ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, $C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{RAC}		120		150	ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4464LU8-12		TM4464LU8-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	120		120		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		260		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		260		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	315		365		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	40		50		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	70	10,000	80	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	120	10,000	150	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	30		40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	5		5		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	35		40		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		30		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		110		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	40		60		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	90		130		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		10		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	40		60		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		130		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	70		80		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	50	30	70	ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		-5		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms


[†]All cycle times assume $t_t = 5$ ns.

[‡]Page mode only.

Dynamic RAM Modules


TM4464LU8
65,536 BY 8-BIT DYNAMIC RAM MODULE

read cycle timing



TM4464LU8
65,536 BY 8-BIT DYNAMIC RAM MODULE

RAS-only refresh timing



5

Dynamic RAM Modules

TI single-in-line package nomenclature

