Servicing the BBC Micro
6502 Assembly Language



### Assembly language

### The 6502 microprocessor

The 6502 is the 'brains' of the computer containing all the logic required to recognise and execute the list of instructions called the program. All the time the machine is switched on the microprocessor is busy, reading numbers from memory, interpreting them as instructions and then carrying out the operations specified by these instructions. To help it with this task there are a number of special memory locations, called registers, on the microprocessor chip itself. These are identified by name rather than number, i.e. they are not part of the so-called Memory Map.

The registers of the 6502 are indicated in Fig. 1.




Fig. 1.

The accumulator A is the register involved in most of the mathematical and logical functions because of its greater power than other registers and memory locations. The X and Y registers are used to store values for counting, timing and indexing (identify an address or sequence of addresses referenced to some base address and particularly useful in scanning tables of values with the minimum of programming). The program counter, PC, registers the current address; the stack pointer keeps records of information put aside when the microprocessor is temporarily diverted from its main task, and the status register is a collection of individual bits identifying features of the previous instruction.

The program followed by the microprocessor bears little resemblance to BASIC. The only language the processor understands is the language of 0s and 1s, or MACHINE CODE. For example, the set of binary numbers below forms a short machine code program that stores the number 21 (hex) in memory location 1600 (hex):

Binary	In Hex Representation
10101001	A9
00100001	21
10001101	8 <b>D</b>
00000000	00
00010110	16

Some of these numbers are called OPERATION CODES or 'OP CODES', and tell the processor what it has to do. In the example, A9 tells the processor to load its accumulator with the next number, namely 21. The next code, 8D, tells it to store the contents of the accumulator in location 1600 (hex), the memory location defined by the next two numbers.

Although it is possible to write programs directly in machine code (in some early microcomputers it was the only method, e.g. KIM), it is a slow process, prone to error, requiring the programmer to make continuous reference to instruction tables similar to those shown in Appendix  $\beta$ . An alternative approach is to write programs in a more 'human friendly' format called ASSEMBLY LANGUAGE. This language uses alphabetic abbreviations for each type of instruction rather than binary or hex OP codes. For example, abbreviations such as LDA and STA are used to represent the operations LoaD the Accumulator and STore the Accumulator. These abbreviations are often called 'mnemonics' because they are more easily remembered than OP codes. Written in mnemonics, the example program becomes:

LDA #21 STA 1600 The question now arises, 'How does this assembly language program become the machine code program stored in the computer's memory?' The answer is to use a special program called an ASSEMBLER which translates the 'easily understood by humans' assembly program into the language of the processor, machine code.




Fig. 2. Assembler

### Using the assembler

Entering an assembly language program on the BBC micro is similar to entering a BASIC program. There are some extra instructions required that can best be explained with the aid of an example (Fig. 3).

10 PS = 41500

20 E

30 LDA /421

40 STA 41600

50 RTS

60 ]

Fig. 3.

—Line 10 acts as an 'origin' statement for the program, telling the assembler where the machine code has to be positioned in the computer's memory. The integer variable P% is used for this task.

—Lines 20 and 60 contain square brackets (they appear as arrows in MODE 7) that enclose the Assembly Language program.

- -Line 30 contains the instruction to LoaD the Accumulator with 21 (hex).
- —Line 50 contains a ReTurn from Subroutine instruction which returns control to BASIC on completion of the machine code program.

The RUN command will assemble the program, placing the machine code in memory. An assembler listing of the mnemonics and the machine code will also be sent to the display.




Fig. 4.

Examination of memory location & 1600 will show that the program has not yet been executed. Try:

i.e. it is unlikely that it contains &21.

To execute the machine code program we use the CALL statement followed by the starting address of the routine, i.e. type:

The computer will execute the program and return to BASIC, displaying the '>' prompt. Check memory location & 1600 again. It should now contain & 21.

The CALL statement can be included at the end of the program, see Fig. 5.

Fig. 5.

```
10 P$ = &1500
20 [
30 LDA #&21
40 STA &1600
50 RTS
60 ]
70 CALL &1500
```

On the command RUN the program will be assembled and then executed.

Comments and labels

Documentation considerably improves a program, making it easier to read. In BASIC, comments are added using REM statements. Unfortunately REM statements are not allowed within the assembler program and comments must be attached to assembler statements using a semi-colon or backslash (\)

### e.g. 40 STA &1600; THIS IS A COMMENT

Variable names can be used to represent memory addresses or memory contents. However, they must be defined outside the square brackets holding the assembler program

An exception to this rule is the definition of program addresses. If we wished to label the starting address of a program 'START' it could be done as follows.

### 30 START LDA #&21

The label is prefixed by a full stop (period) '.' and separated from the assembler mnemonic by at least one space.

Using comments and labels the previous program becomes that listed in Fig. 6.

### Fig. 9.6.

Finally a word of caution on the choice of labels. The same restrictions are placed on variable names as in BASIC. In particular, BASIC 'keywords' like PRINT, NEXT, REPEAT, END, etc. are definitely NOT ALLOWED. However, their lower case equivalents are permitted.

Operating systems subtoutines

The BBC micro's operating system ROM contains many useful machine code subroutines that can be included in your assembler program. Three routines of particular interest are:

- 1. OSRDCH—OPERATING SYSTEM READ CHARACTER Address— &FFEO:
  - Reads a character from 'the input channel', normally the keyboard, placing it in the accumulator.
- 2. OSWRCH—OPERATING SYSTEM WRITE CHARACTER Address—&FFEE:
  - Writes a character in the accumulator 'down the output channel', normally to the screen.
- 3. OSASCI—OPERATING SYSTEM ASCII Address—&FFE3: As for OSWRCH except that a line feed is automatically inserted with a carriage return.

(Note: The X and Y registers are not affected by any of these routines.)

The example in Fig. 7 turns the computer into an electronic type-writer that will ignore all BASIC keywords and merely display depressed keys on the screen. The subroutine OSRDCH is used to obtain the ASCII code of any depressed key. OSASCI then transfers this code from the accumulator to the display. The JMP START instruction sends the processor back to the keyboard to look for another depressed key.

```
OF22
OF22 20 E0 FF .START JSR OSRDCH ;GET CHART. FROM KB
OF25 20 E3 FF JSR OSASCI ;PLACE ON SCREEN
OF28 4C OF JMP START ;REPEAT
```

Fig. 7.

In this example we have used a different technique to instruct the assembler where to position the machine code. Rather than defining uniquely where the code has to be placed, the DIM statement in line

35 reserves 101 bytes and places the machine code in this reserved space at the end of the BASIC program. This technique has the advantage that the assembler will ensure that the machine code program is positioned in a safe place within the system memory and will not corrupt either the original BASIC program or memory locations allocated to the screen.

Two pass assembly

The BBC assembler uses the full stop to define labels within an assembly program. However, problems arise when a label is referred to before it is defined. This situation is illustrated in the example in Fig. 8 where the 'typewriter' program has been modified to return control to BASIC whenever the asterisk key is depressed:

```
35 DIM SPACE 100
40 OSASCI=&FFE3
50 OSRDCB=&FFE0
60 P$=SPACE
70 [
80.START JSR OSRDCH ;GET CHART. FROM KB
85 CMP #ASC****; IS IT AN ****
87 BEQ FINI ;IF SO QUIT
90 JSR OSASCI ;PLACE ON SCREEN
100 JMP START ;REPEAT
105.FINI RTS ;RETURN TO BASIC
110 ]
120 CALL START
```

Fig. .8.

The label FINI appears in line 87 but is not defined until line 105. An attempt to assemble the program would give the result shown in Fig. 9

```
OF28
OF28 20 E0 FF .START JSR OSRDCH ;GET CHART. FROM KB
OF28 C9 2A CMP #ASC*** ;IS IT AN ***
No such variable at line 87
```

### Fig. 9.

—namely the assembler stops, displaying an error message. The solution is to allow the assembler to pass through the source program twice. In the first pass the assembler establishes a table of labels and their addresses. In the second pass it uses these addresses to construct the final machine code program. Due to the assembler being 'embedded' in BASIC, the extra programming required to initiate the two

pass assembly is relatively simple, requiring only a FOR... NEXT loop to sent the assembler through the program twice, see Fig. 10.




Fig. 10.

However two points are worth noting:

- (i) The equate statement for the origin P% must be enclosed within the loop so that it is reset to the correct value at the start of each pass.
- (ii) A 'OPT' statement is required to suppress error messages and prevent the assembler halting during the first pass. A number between 0 and 3 is used with this statement to give the following options during assembly:

OPTO assembler errors suppressed, no listing

OPT1 assembler errors suppressed, listing

OPT2 assembler errors reported, no listing

OPT3 assembler errors reported, listing

A reasonable choice of options might be OPT1 during the first pass to suppress error messages and OPT3 during the second pass to display any errors still remaining. This is achieved in the example in Fig. 11 by placing the counter N after the OPT statement in line 70 and assigning it the values 1 and 3 in line 55:

```
35 DIM SPACE 100
 40 OSASCI=&FFE3
 50 OSRDCH-AFFEO
 55 FOR N=1 TO 3 STEP 2
      PS-SPACE
 60
 70 [OPTN
 80 .START JSR OSROCH ;GET CHART. FROM KB
 85
           CMP #ASC### ; IS IT AN ###
 87
           BEQ FINI
                       ; IF SO QUIT
 90
           JSR OSASCI
                       ;PLACE ON SCREEN
100
           JMP START
                       REPEAT
105
       FINI RTS
                       ; RETURN TO BASIC
110
115
       NEXT N
120 CALL START
```

Fig. 11.

With these options the assembler produces a listing on the display during each pass. However the relative displacement of 06 at &0F4C is only resolved in the second listing.

```
OF46 20 EO FF .START JSR OSRDON ;GET CHART. FROM KB
OF49 C9 2A CMP #ASCHAR ; IS IT AN HAR
                        ; IF SO QUIT
              BEO FINI
OF4B FO FE
OF40 20 E3 FF JSR OSASCI ; PLACE ON SCREEN
OF50 4C 46 OF JMP START ;REPEAT
                              RETURN TO BASIC
              FINI RTS
OF 53 00
              OPTN
0F 46
OF46 20 EO FF .START JSR OSRDON ;GET CHART. FROM KB
              CMP #ASC*** ; IS IT AN ***
BEQ FINE ; IF SO QUIT
0F49 C9 2A
0F4B F0 06
OF40 20 E3 FF JSR OSASCI ; PLACE ON SCREEN
OF50 4C 46 OF JMP START ; REPEAT
                              RETURN TO BASIC
              FINI RTS
0F53 60
```

Fig. 12.

A final point worth noting is the use of the statements VDU 14 and VDU 15 to switch the 'PAGE MODE' on and off. This can prove useful when assembling large programs to examine the assembly listing a page or 'screenful' at a time.

### Mixing machine code and BASIC

Two statements allow control to pass to a machine code routine from BASIC—'CALL' and 'USR'. With both statements the processors A, X, and Y registers are initialised to the least significant bytes of the integer variables A%, X% and Y% and the carry flag is set to the least significant bit of the variable C% on entry to the machine code routine.

e.g.	20	A%=&41 CALL &FFEE END	20	A%=&41 Z=USR(&FFEE) END
	30	END	30	

Each of these programs would send 41 hex or ASCII 'A' to the display routine OSWRCH at FFEE hex.

On completion of the machine code routine USR return a 32 bit number made up of the processor's status, Y, X and A registers. For

example, see Fig. 13.

The CALL statement offers greater flexibility, allowing program variables of all types to be passed to and from a machine code subroutine. To aid this transfer a 'parameter block', starting at &0600,

```
2 CREM DEMO OF THE "USR" FUNCTION
    40 DIM SPACE 100
    50 PS=SPACE
    60 E
    70 LDA #&AA ;SET A=&AA
    80 LDX #488 ;SET X=488
    90 LDY F&CC ;SET Y=&CC
   100 SEC
          ;SET CARRY =1
   110 RTS
             RETURN TO BASIC
   120
   130 RESULT=USR(SPACE)
   140 PRINT-RESULT
 0F35
 0F35 A9 AA
            LDA JAAA ;SET A=&AA
 0F37 A2 BB
            LDX #488 ;SET X=488
 OF39 AO CC
            LDY FACC ;SET Y=4CC
                 ;SET CARRY =1
;RETURN TO BASIC
 0F3B 38
            SEC
 0F3C 60
            RTS
   BICCBBAA
  / I I N
     Y X A
Fig. 13.
```

contains details of the number, location and type of variables to be passed. The block has the following structure:

```
0600—number of parameters
0601—low byte of address 1st parameter
0602—high byte of address 1st parameter
0603—code defining parameter type
0604—low byte of address 2nd parameter
0605—high byte of address 2nd parameter
0606—code defining parameter type
etc.
```

The codes used to define parameter types are:

```
0—8 bit byte (e.g. ?X)
4—32 bit integer variable (e.g. X%)
5—40 bit floating point number (e.g. T)
128—A string at a defined address (e.g. $X)
129—A string variable (e.g. A$)
```

In the example in Fig. 14 the structure of the parameter block is illustrated by passing two variables, B% and C%, in the subroutine CALL to &FFEE in line 60:

```
108%=400112233
200%=444556677
304%=455
60 CALL&FFEE,B%,C%
70 FOR N=40600 TO 40610
80 PRINT~7N
90 NEXT N
```

Fig. 14.

Lines 70 to 90 print details of the start of the parameter block in hex:

Address 0600 contains 02 - number of variables

Investigating &0408 and &040C, we find the values of the two variables B% and C% (Fig. 15).

```
100 FOR N=40408 TO 4040F
110 PRINT~7N
120 NEXT N
```

Fig. 15.

The final example illustrates a machine code program that will convert and display decimal numbers between 0 and 255 as binary. The program begins by assembling and inserting the machine code program. A small BASIC program then calls the conversion utility, passing the parameter NUMBER % which is then displayed in binary.

```
10 DIM BINARY 100 . TEMP 4
     20 OSASCI = AFFE3
     30 FCR N=0 TO 2 STEP 2
     40
          PS=BINARY
     50
         [CPTN
            LDY #00 ; SETY=0
     60
     70
            LDA $0601 ;TRANSFET POINTERS TO ZERO PAGE
     30
            STA 480
     90
            LDA $0602
            STA 481
    100
           LDA (480),Y ;GET NUMBER
    110
           STA TEMP ; PLACE IN TEMPORARY STORE
    120
    130
          LDX #08 ;USE COUNTER TO EXAMINE 8 BITS
    140
         .START BIT TEMP ; "1" CR "O"
    150
             BPL ZERO ; BRANCH IF ITS A ZERO
    160
             LDA #ASC"1" ;PRINT "1"
    170
             JSR OSASCI ; TO DISPLAY
    180
             JMP ROTATE
    190
        .ZERO LDA #ASCTO# ;PRINT "O"
    200
             JSR OSASCI
    210
        .ROTATE ROL TEMP ; ROTATE BYTE LEFT
    220
             DEX
                  ; NEXT BIT
    230
           BNE START
           LDA FOD ; C-RETURN TO DISPLAY
    240
    250
           JSR OSASCI
    260
           RTS
                   ;BACK TO BASIC
    270 ]
    280 NEXT N
   290 REM *********
   300 REM BASIC PROGRAMME
   310 REM TO GENERATE
   320 REM BINARY MUMBERS
   330 REM *********
   340 FOR NUMBERS-0 TO 16
   350
          CALL BINARY, NUMBERS
   360
             NEXT NUMBERS
   370 END
   >RUN
00000000
00000001
00000010
00000011
00000100
00000101
00000110
00000111
00001000
00001001
00001010
00001011
00001100
00001101
00001110
00001111
00010000
```

Fig. 16.

### Driving graphics from machine code

All the BASIC keywords used to control the display have their equivalent VDU statement, e.g.:

```
PRINT "A" is the same as VDU 65
MODE 5 is the same as VDU 22,5
COLOUR 3 is the same as VDU 17,3
```

etc.

The link between the BASIC VDU statement and operating system display routine OSWRCH is easily understood if the keyword 'VDU' is interpreted as 'SEND THE FOLLOWING BYTE (S) TO OSWRCH', i.e. the assembly language equivalent of

(a) PRINT "A" or VDU 65 is: LDA #65

JSR OSWRCH

(b) MODE 5 or VDU 22,5 is:

LDA #22

JSR OSWRCH

LDA #5

JSR OSWRCH

The VDU statements use all 32 ASCII control codes (i.e. ASCII codes not used as symbols or alphanumeric characters). The first byte after the VDU statement, i.e. the first byte sent to OSWRCH, selects the desired display function. The operating system then knows how many more bytes are required to complete the instruction, e.g. MODE selection only requires one byte after the code, whereas redefining the shape of a display character requires 9.

The example program in Fig. 17 selects the display mode.

```
10 REM ***********
20 REM SELECTING SCREEN MODE
30 REM FROM AN ASSEMBLY
 40 REM LANGUAGE ROUTINE
50 REM ****************
60 OSWRCH=&FFEE
70 DIM SPACE 100
80 INPUT WHICH MODE "M
90 PS=SPACE
100 E
            CONTROL CODE FOR MODE SELECT
110 LDA #22
     JSR OSWRCH ; DOWN OUTPUT CHANNEL
120
     LDA # ;SELECT MODE
130
     JSR OSWRCH ; DOWN OUTPUT CHANNEL
             ;BACK TO BASIC
150
     RTS
160
170 CALL SPACE
180 PRINT "THIS IS MODE";M
190 END
```

Fig. 17.

Using control codes as a means of selecting and driving different display functions adds greatly to the BBC micro's flexibility. It can be adapted as a colour graphics terminal communicating through either its RS423 serial port to a larger mainframe computer, or through its own system bus, called the 'Tube', to a second processor option.

Approdix A

### MOS TECHNOLOGY MCS6502 SERIES

The MOS Technology 6502 series microprocessors are nMOS 8-bit types, of which the 6502 is probably the most commonly found. Other processors in this series are mainly simplified variants designed to fit into smaller packages.

In many respects the basic design philosophy of the 6502 follows the same lines as that of the Motorola 6800 series. The 6502 is a slightly less complex processor in terms of its architecture, but it can in some respects be considered as an enhanced version of the 6800, particularly in its comprehensive range of addressing modes.

Because of the similar hardware design, the bus systems for the 6502 and 6800 appear to be the same, but in fact they are not directly compatible. Generally the support chips for the 6800 can readily be used with a 6502 CPU and the reverse is also true, although in some cases additional external logic may be required. The instruction sets may also appear to be similar, but are totally incompatible as far as machine code is concerned.

Some of the wide popularity of the 6502 series can be attributed to their use in such popular personal computer systems as the CBM PET and the Apple II.

### Prime manufacturer

MOS Technology Inc., which is a subsidiary of Commodore Business Machines (CBM).

### Devices available

MCS6502	Basic type 65k address on-chip clock
MCS6512	As 6502 but external clock
MCS6503	4k address range on-chip clock
MCS6504	8k address range on-chip clock, no NMI
MCS6505	4k address range on-chip clock, no NMI
MCS6506	4k address range on-chip clock, no NMI
MCS6507	8k address range on-chip clock, no interrupts
MCS6513	As 6503 but external clock
MCS6514	As 6504 but external clock
MCS6515	As 6505 but external clock

### Alternative source devices

### Rockwell

R6502, R6503, R6504, R6505, R6506, R6507 R6512, R6513, R6514, R6515

### Synertek

SY6502, SY6503, SY6504, SY6505, SY6506, SY6507 SY6512, SY6513, SY6514, SY6515


### EMM-Semi

6502, 6503, 6504, 6505, 6506, 6507 6512, 6513, 6514, 6515

Note that all of the 6502 series types are available with various clock speed options, with versions for 1 MHz, 2 MHz and 3 MHz maximum clock frequency.

### **Architecture**

If the architecture diagram for the 6502 (fig. 3.17) is compared with that of the 6800 it will be seen that the 6502 is similar in design to the 6800, though rather less complex.



Only one 8-bit accumulator is provided, compared with the two accumulators of the 6800, and this handles all arithmetic and logic operations via the ALU. Although slightly less flexible when dealing with 16-bit numbers, the single 8-bit accumulator is perfectly adequate for all normal computing requirements.

An 8-bit status register privides flags for zero, minus, carry and overflow results of operations, and for the interrupt, break and decimal modes.

Unlike the 6800 the 6502 has two 8-bit index registers rather than a single 16-bit index register. This limits the index range to 256 but provides much greater flexibility in dealing with data tables.

The stack pointer of the 6502 has only 8 bits and the stack is always located within page 1 of the memory map. It is possible to have any stack length up to 256 bytes and a number of separate stacks may be set up within page 1. This is slightly less flexible than the 6800, where the stacks may be set up anywhere in memory, but is perfectly adequate.

As with the 6800 there are no general purpose registers provided in the 6502, since it uses general memory locations for this purpose. Similarly all inputoutput devices will be treated simply as memory locations by the processor.

In the 6502 and 6512 the program counter register is 16 bits wide, allowing up to 65k of memory to be addressed. In other devices of the series the program counter length is cut to 12 or 13 bits, allowing either 4k or 8k of address space.

Like the 6800 the bus system of the 6502 comprises an 8-bit bidirectional data bus, a 16-bit address bus and some control signals. All operations are controlled by a 2-phase clock, and memory access is made on phase 2 of each cycle of the clock. Internal operations occur during phase 1.

The basic memory map for the 6502 is:

FFFF	 Vectors for int.
FFFA FFF9	 and reset
	Main user
	space
0200	 •
01FF	
	Stack area
0100	
00FF	
2222	Zero page
0000	

### Package

The 6502 and 6512 are supplied in 40-pin dual in line All other types use a 28-pin dual in line package All types use a plastic encapsulation

3	IRQ (6504) RDY (6507)	17	AB12
4	V <sub>cc</sub>	18	DB7
5	AB0	19	DB6
6	AB1	20	DB5
7	AB2	21	DB4
8	AB3	22	DB3
9	AB4	23	DB2
10	AB5	24	DB1
11	AB6	25	DB0
12	AB7	26	R/W
13	AB8	27	$\phi 0$ IN
14	AB9	28	φ2 OUT

Other 28-pin types have same AB and DB connections as above, according to whether they have 12 or 13-bit address. Other pins are different and manufacturer's data sheets should be consulted.

### Pin connections

6502	and	651	2
------	-----	-----	---

	-114 05 12		
1		21	-
2	RDY	22	
3		23	AB13
4		24	AB14
5	No conn. (6502)	25	AB15
	V <sub>ss</sub> (6512)		
6		26	DB7
7	SYNC	27	DB6
8	$V_{cc}$	28	
9	AB0	29	_
10		30	
11	AB2		. –
	AB3	31	· -
		32	DB1
13		33	
	AB5	34	
	AB6	35	No conn.
16	AB7	36	No conn. (6502)
			DBE (6512)
17	AB8	37	$\phi 0 (6502)$
		•	φ2 (6512)
18	AB9	38	S.O.
19	AB10	39	
20	AB11		φ2 OUT
	/ LDII	40	RESET
02.2	o ·		

### 6503 28 pin

1	RESET	15	AB9
2	$V_{ss}$	16	AB10
3	IRQ	17	AB11
4	NMI	18	DB7
5	$V_{cc}$	19	DB6
6	AB0	20	DB5
7	AB1	21	DB4
8	AB2	22	DB3
9	AB3	23	DB2
10	AB4	24	DB1
11	. AB5	25	DB0
12	AB6	26	R/W
13	AB7	27	φ0 IN
14	AB8	28	φ2 OUT

### 6504/6507 28 pin

1	RESET	15	AB10
2	$V_{ss}$		AB11

### Signal functions

RDY SYNC RESET S.O. \$\phi0, \$\phi1, \$\phi2	Bidirectional data bus Address bus (output) Power supplies Read—write (low = write) Interrupt req. inputs active low Ready input used to halt CPU Output (1 during instruction fetch) Reset input (active low) Set overflow input Clock signals Data bus enable (active high)
---	---

### **Power requirements**

 $V_{ss} = 0 \text{ V}$   $V_{cc} = +5 \text{ V} \pm 5\%$ Power dissipation 700 - 800 mW

### Signal levels

Inputs are TTL compatible 300  $\mu$ A loading Outputs will drive one TTL load Data bus is tri-state

### Input-output

The 6502 series treat all input-output as memory locations, data being presented or accepted via the data bus.

### Interrupt facilities

The 6502 provides both maskable (IRQ) and non-maskable (NMI) interrupts. There is also a software interrupt facility using the BRK instruction. On an interrupt execution the program counter and status register are pushed to the stack. These are restored by the RTI instruction at the end of the interrupt routine. BRK is the same as IRQ, but not maskable and sets a flag bit in the status register. Interrupt vector addresses are stored at the top of memory as shown:

IRQ vector	(MSB)
IRQ vector	(LSB)
Reset vector	(MSB)
Reset vector	(LSB)
NMI vector	(MSB)
NMI vector	(LSB)
	IRQ vector Reset vector Reset vector NMI vector

Reset causes a reset sequence within the CPU and the instruction address is obtained from FFFC/FFFD.

Multilevel interrupt operation is readily achieved and priorities, may be dealt with either by polling software or by external hardware.

### Instruction set

The 6502 instruction set contains 52 different instructions, and at first sight may appear to be very similar to that for the 6800 series microprocessors. Instructions may have one, two or three bytes.

Arithmetic and logic

Addition and subtraction with carry or borrow are provided using the 8-bit accumulator. A decimal mode also allows addition and subtraction of BCD format numbers. There are no complement or negate instructions and the accumulator cannot be directly incremented or decremented, although memory locations can.

AND, OR and EXCLUSIVE OR operations can be carried out between accumulator and memory. There are also shift and rotate left and right instructions for both memory and accumulator.

Branch and jump

A useful series of conditional branch instructions is provided, although this is not as extensive as those on the 6800. Status register bits may be set and reset by program. Tests for zero, negative, carry and overflow are provided.

Only unconditional jump and jump to subroutine are available. A subroutine jump automatically stores the

return address on the stack.

Register and transfer operations

Data can readily be transferred between the A accumulator, the X and Y index registers and the stack pointer, or memory. Push and pull instructions allow data from the accumulator or status register to be transferred to the stack. Both index registers may be incremented or decremented.

Memory or accumulator words may be tested bit by bit if desired.

### **Timing**

Like the 6800, the 6502 series uses a 2-phase processor clock, and all memory access is carried out during  $\phi 2$  clock cycles. Most instructions take 2, 3 or 4 clock cycles and may use 1, 2 or 3 bytes of machine code.

The standard parts operate with a 1 MHz clock, giving instruction execution times of some  $2-4 \mu s$ . Special high speed parts are available with clock frequencies of 2 or 3 MHz. These are coded with suffix A (6502A) for 2 MHz operation or suffix B (6502B) for 3 MHz operation.

Types 6502 to 6507 have on-chip clock phase generators but need an external crystal oscillator to provide the  $\phi 0$  input, whilst types 6512 to 6515 require an external 2-phase non-overlapping clock signal applied to the  $\phi 1$  and  $\phi 2$  clock inputs.

### Support devices

A wide range of support devices is available for the 6502 series microprocessors. Some of these are:

•	
6520 PIA	Two 8-bit bidirectional programmable ports (identical to 6820)
6522	Versatile interface adapter (VIA) 2 ×
	8-bit ports as in 6520, plus $2 \times 16$ -bit
	interval timers and a serial I/O facility
6530	1k ROM, 64-byte RAM, $2 \times 8$ -bit parallel
	ports plus an 8-bit interval timer.
6531	$2k$ ROM, 128 byte RAM, $2 \times 8$ -bit
	parallel I/O, serial I/O and a 16-bit
	timer/counter
6532	128-byte RAM, 2 × 8-bit parallel I/O
	ports, 8-bit timer
6541	Keyboard/display controller
6545	Raster scan CRT controller
6551	Asynchronous serial I/O
6591	Floppy disk controller

The 6502 series may also be used with most of the 6800 series support devices. Some care may be needed with address decoding, however, since the 6500 has its lower address byte in the lower memory location whilst the 6800 stores its addresses in memory with the high address byte first.

### **Development aids**

MOS Technology

KIM1 Stand alone board with keypad and LED displays

### **Appendix**

## 6502 instruction set

Operation: A+M+C-A, C	Add memory to accumulator with carry
Z	

_	Z	
	2	
_	C	
	-	
ı	$\overline{}$	
_	<	C

Addressing	Assem	bly language form	OP Code	No. Bytes	No. Cycle:
Immediate	ADC	#Oper	69	2	2
Zero Page	ADC	Oper	65	2	ω
Zero Page, X	ADC	Oper, X	75	2	+
Absolute	ADC	Oper	6D	ىي	+
Absolute, X	ADC	Oper, X	<b>7</b> D	œ	÷
Absolute, Y	ADC	Oper, Y	79	y T	÷
(Indirect, X)	ADC	(Oper, X)	61	~	6
(Indirect), Y	ADC	(Oper), Y	71	2	5•

Add 1 if page boundary is crossed.

Operation: AAM—A	AND memo	AND memory with accumulator		N Z	AND NZCIDV
Addressing	Assemb	Assembly language	OP Code	No. Bytes	No.
Immediate	AND	#Орег	29	2	2
Zero Page	AND	Орег	25	2	<b>د</b> ن
Zero Page, X	AND	Oper, X	35	2	+
Absolute	AND	Орег	2D	w	-
Absolute, X	AND	Oper, X	3D	ω	•
Absolute, Y	AND	Орсг, У	39	w	•
(Indirect, X)	AND	(Oper, X)	21	2	6
(Indirect), Y	AND	(Oper), Y	31	2	5•

Add I if page boundary is crossed.

# ASL Shift Left One Bit (Memory or Accumulator) Operation: C-76543210-0

Operation: C-76543210-0	210-0	•		/ / Z N	NZCIBV
Addressing	Assen	mbly language form	OP Code	No. Byles	No.
Accumulator	ASL	>	۸N	-	2
Zero Page	ASL	Орег	<b>0</b> 6	2	S
Zero Page, X	ASL	Oper, X	16	2	6
Absolute	ASL	Орег	e E	u	6
Absolute, X	ASL	Oper, X	1E	نت	7

Relative	Addressing mode	BCC Operation: Branch on C=0
ВСС	Assen	Branc
Орег	Assembly language	Branch on Carry Clear
90	OP Code	
2	No. Bytes	N Z
2*	No. Cycles	NZCIDV

<sup>Add 1 if branch occurs to same page.
Add 2 if branch occurs to different page.</sup> 

Relative BCS Oper Bu	mode form Code	Addressing Assembly language OP		Operation: Branch on C=1	Branch on carry set
Bu	Code	OP			
2	Bytes	No.	1	N 2	
2.	Cycles	No	1 1	NZCIDV	BCS

<sup>Add 1 if branch occurs to same page.
Add 2 if branch occurs to next page.</sup> 

Operation: Branch on Z=	_	Branch on result zero		NZCIDV
Addressing	Assem	Assembly language	OP	No.
mode		form	Code	Bytes
Relative	ВЕО	Oper	FØ	2

<sup>Add 1 if branch occurs to same page.
Add 2 if branch occurs to next page.</sup> 

BIT  Test bits in Operation: a \( M_t - N_t M_b - V \)	Test bits in m	Test bits in memory with accumulator -N, M <sub>6</sub> —V	nulator	M,/	N Z C I D V 1, / M <sub>6</sub>
Addressing	Assem	Assembly language	OP	No.	No.
mode		form	Code	Bytes	Cycles
Zero Page	3.18	Oper	24	2	3
Absolute	ПЯ	Орег	2C	Ç.S	4

<b>BMI</b> Operation: Branch on N=1	Branch	Branch on result minus		N Z	NZCIDV
Addressing	Assemi	Assembly language form	OP Code	No. Bytes	No. Cycles
Relative	BMI	Oper	30	2	2•

Add 1 if branch occurs to same page.
 Add 2 if branch occurs to different page.

		2	Oper	DIVE	MININE
9.0	9	DK1	Oper	HNH	V.J. iva
Cycles	Byles	Code	form		mode
No.	No.	0P	Assembly language	Asse	Addressing
	1				
NZCIDV	NZ			on Z=O	Operation: Branch on Z=O
BNE			Branch on result not zero	Branc	

<sup>Add 1 if branch occurs to same page.
Add 2 if branch occurs to different page.</sup> 

2•	2	10	Орег	3PL	Relative
No. Cycles	No. Bytes	OP Code	Assembly language form	Аые	Addressing mode
	1				
NZCIDV	NZO			N = 0	Operation: Branch on N=0
BPL			Branch on result plus	Вга	

Operation:	BRK
Forced Interrup	
(PC+2 P)	Force Break

	Z
1	4
1	Z
	$\mathbf{Z}$
ı	$\mathbf{Z}$
ı	
	Z
ı	ZC
1	Z
ı	ZC
1	ZCII
1	ZCII
1	ZCI
1	ZCID
1	ZCII
1	ZCID
1	ZCIDV

7	-	00	BRK	Implied
Cycles	Byles	Code	form	mode
No.	No.	OP	Assembly language	Addressing

A BRK command cannot be masked by setting I.

### BVC mode Addressing Operation: Branch on V=O Branch on overflow clear Assembly language form OP No. Bytes NZCIDV Cycles Λ'ο.

Relative

BVC

Орсг

50

2

2

Add 1 if branch occurs to same page:
 Add 2 if branch occurs to different page.

Relative	Addressing Assembly language form	Operation: Branch on V=1
Орег	language rm	Branch on overflow set
70	OP Code	
2	No. Bytes	1 Z
2•	No. Cycles	BVS

<sup>Add 1 if branch occurs to same page.
Add 2 if branch occurs to different page.</sup> 

Implied CLC 18 1 2  CLD Clear decimal mode NZC I DV  0 0	Clear carry flag sembly language
S	100

<sup>Add 1 if branch occurs to same page.
Add 2 if branch occurs to different page.</sup> 

CLI Operation: 0—1	Clear interrupt disable bit		NZ	NZCIDV
Addresumo	Assembly language	90	No.	No.
mode	form	Code	Bytes	Cycles
Implied	CLI	58	-	2

Immediate CPX #Oper Zero Page CPX Oper	Addressing Assembly language mode	CPX Compare memory and index X Operation: X—M
E4 EC	OP Code	×
ω κ <b>κ</b>	No. Bytes	ZZ
466	No. Cycles	///

CPY Operation: Y-M	Compare	Compare memory and index Y		Z	NZCIDV
				11	111
Addrewing	Assem	Assembly language	OP	No.	No.
mode		form "	Code	Bytes	Cycles
Immediate	СРҮ	#Орег	Ç	2	2
Zero Pape	СРҮ	Oper	C4	2	c
Absolute	CPY	Oper	CC	w	4

Operation: U—V	Clear overflow flag		NZ	CLV NZCIDV
			1	0
Addressing	Assembly language form	OP Code	No. No. Bytes Cycles	No. Cycles
Implied	CLV	88	-	2

	Operation: A-M	
		Compare memory and accumulator
/	N Z C	

Addressing	Assem	Assembly language	OP	No	No.
mode		form	Code	Byles	Criter
Immediate	CMP	#Oper	63	2	ن
Zero Page	CMP	Oper	(:5	<b>.</b> :	ا شم
Zero Page, X	CMP	Oper, X	D5	~	<u>-</u> :
Absolute	CMP	Oper	<u>C</u>	ا تعا	£.
Absolute, X	CMP	Oper, X	5	تعنا	
Absolute, Y	CMP	Oper, Y	1)9	ا شد	<b>.</b>
(Indirect, X)	CMP	(Oper, X)	C	ا ت	<del>р</del> . ,
(Indirect), Y	CMP	(Oper), Y	₽	~	•

Add I if page boundary is crossed.

Operation: M-J-M	Decrement memory by one		Z	DEC NZCIDV
Addressing mode	Assembly language form	OP Code	No. Bytes	No.
Zero Page Zero Page, X Absolute	DEC Oper DEC Oper, X	DG 06	a no no	a on 0
Absolute, X		30	ى ما	7 0

Implied DEX	Addressing Assembly language mode	Operation: X-1X
CA	OP Code	
-	No. Bytes	_ Z _ X
۲.	No. Cycles	DEX NZCIDV //

Operation: Y-1—Y  Addressing mode	Assembly language  Assembly language	OP Code	NZCIDV //
Common. 1-1			_ Z _ Z
Addressing	Assembly language	OP	No.
mode	form	Code	Byles
Implied	DEV		

EOR Exclusive—Or memor Operation: A-M—A	Exclusive—Or memory with accumulator .	 VZCIDV
Addressing Assembly language node		

Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X)

EOR EOR EOR EOR EOR

#Oper Oper, X Oper, X Oper, X Oper, Y (Oper, X) (Oper, Y

45 55 45 40 50 50 50 51

Operation: M+1—M	Increm	Increment memory by one		Z	NZCIBV
Addressing	Assen	Assembly language form	OP Code	No. Bytes	No. Cycles
Zero Page	INC	Орег	93	2	5
Zero Page, X	INC	Oper, X	9 <del>.</del> 1	۲.	6
Absolute	INC	Oper	EE	ယ	6
Absolute, X	NC	Oper, X	£E	w	7

2	-	Ев	INX	Implied
١.	1	Code	form	mode
<b>%</b>	<b>N</b> ø	<i>OP</i>	Assembly language	Addressing
1 1 1 1	//			
NZCIDV	N 2 0			Operation: X+1—X
ZZ			Increment index X by one	

	.		)	rione
Cycles	Bules Cucles	Code S	Assembly language	Addressing
- 1		9		
1 1 1 1	//			
NZCIDV	N 2			Operation: Y+1—Y
			Increment index Y by one	INY

Indirect	mode	-
JMP	Au	(PC+1)—PCI. Ju (PC+2)—PCH
Oper (Oper)	Assembly language	Jump to new location
තී සී	OP Code	
u u	No:	N.
یں دن	No. Cycles	ACIDZN

JSR		n: PC+2 ,
Oper	Assembly language	Jump to new location saving return address (PC+1)—PCL (PC+2)—PCH
20	OP Code	ı address
¥	No.	N
6	No. Cycles	NZCTBV

Operation: M—A	Load accum	Load accumulator with themory	ıry	NZC	CID.
Addressing	Assembly	ssembly language	Code	No.	No.
Immediate	LDA	#Oper	AG	: ا	-
Zero Page	ACI.1	Oper	× .	5 N	٠,
Zero Page, X	LDA	Oper X	B. 3	۸ د	۔ ۔
Absolute	LIDA	Oper	<u>&gt;</u> 5	۸ ت	<u>-</u> 4
Abedine V	LIDA AGLI	Oper, X	Ш	œ	÷ .
(Indirect Y)	LDA AU3	Oper, Y	В9	نت	<del>-</del>
(Indirect) V	LUA	(Oper, X)	A N	2	6
(	LUA	(Oper), Y	<u>-</u>	~:	٠,

Add I if page boundary is crossed.

Zero Page Zero Page, Y Zero Page, Y Absolute Absolute, Y	Addressing mode	LDX Operation: M-X
LDX #Oper LDX Oper, Y LDX Oper, Y LDX Oper	Assembly language	Load index X with memory
A2 A6 B6 AE BE	OP Code E	Ϋ́
4 4 4 W K	No. No. Bytes Cycles	NZCIDV

Add I when page boundary is crossed.

Add I if page boundary is crossed.

LDY Operation: M—Y	Load inc	Load index Y with memory		NZ	NZCIDV
Addressing	Assem	Assembly language form	OP Code	No. Bytes	No. Cycles
Immediate	YUJ	#Oper	AØ	2	2
Zero Papr	YU.1	Oper	<b>A4</b>	2	c
Zero Page. X	אמו	Oper, X	<b>B4</b>	2	4
Absolute	YUJ	Орег	AC	دب	4
Absolute, X	YUJ	Oper, X	ВС	u	4.

Add I when page boundary is crossed.

ORA Operation: AVM—A	OR memo	OR memory with accumulator	٦	NZ N	NZCIDV
Addressing	Assem	Assembly language	OP	No.	No.
mode		form	Code	Bytes	Cycles
Inimediate	ORA	#Oper	99	2	2
Zero Page	ORA	Орег	<b>9</b> 5	2	w
Zero Page, X	ORA	Oper, X	15	2	-
Absolute	ORA	Oper	ØD	w	4
Absoulte, X	ORA	Oper, X	Б	ω	÷
Absolute, Y	ORA	Oper, Y	19	ω	÷
(Indirect, X)	ORA	(Oper, X)	9	2	6
(Indirect), Y	ORA	(Oper), Y	=	2	5*

<sup>\*</sup> Add I on page crossing

PH A	Dh		É		
Operation: A	Push acc	Push accumulator on stack	<b>:</b>	N 2 C	NZCIDV
Addressing	Assem	Assembly language	OP	No.	No.
mode		form	Code	Byles	Cycles
Implied	РНА		48	-	ယ
Shift right one Operation: 0—7 6 5 4 3 2 1 0—C	Shift right one bi	Shift right one bit (memory or accumulator) 4 3 2 1 0—C	cumulator)	e Z	LSR NZCIDV
Addressing	Assen	Assembly language	0P	No.	No.
mode		form	Code	Byles	Cycles
	LSR	A		-	2
Accumulator		•	5		n
Accumulator Zero Page	LSR	Oper	ಕ್ಕ	2	Ú
Accumulator Zero Page Zero Page, X	LSR LSR	Oper, X	% <del>&amp;</del> \$	22	6 0
Accumulator Zero Page Zero Page, X Absolute	LSR LSR LSR	Oper, X	÷ 56 55 \$	ω N N	တ္တပ

	Addressing Assembly language OP Gode L	Push processor status on stack	Implied NOP EA	Addressing Assembly language OP mode Jorn Code 1	Operation: No operation (2 cycles)
-	No. Bytes	. Z	-	No. Bytes	N Z
۵	No. Cycles	PHP NZCIDV	2	No. Cycles	NZCIDV

Operation: A	Pull accumulator from stack		_ Z	PLA NZCIDV
Addressing	Assembly language	OP	No.	- 1
mode	form	Code	ode Byles Cycles	
Implied	PLA	68	-	- 1
PLP	Pull processor status from stack			

	-	28	PLP	Implied
	Bytes	Code	form	mour
	No.	OP	Assembly language	Addressing
1 =	From Stack			
	NZCIDV			Operation: P
			Pull processor status from stack	TLT

1: 7654:	r A 2 1 Ø-C	or A   3 2 1 0 - C	umulator)	Z	NZCIDV
Addressing	Assem	Assembly language	OP Code	No. Byles	No. Cycles
Accumulator	ROL	Α	2A	-	~
Zero Page	ROL	Орег	26	2	5
Zero Page, X	ROL	Орег, Х	36	2	6
Absolute	ROL	Oper	2E	w	6
	2	Oner X	<u>د</u>	٥	J

Rotate one bit right (memory or accumulator)

ROR

| M or A | Operation: C=76543210

Accumulator Zero Page Zero Page, X Absolute Absolute, X Addressing mode ROR ROR ROR Assembly language A Oper Oper, X Oper Oper, X 66 66 6E 7E OP No. Bytes NZCIDV No. Cycles 7 6 6 5 2

6	-	ŧ	RTI	Implied
Cycles	Bytes Cycles	Code	form	mode
No.	No.	OP	Assembly language	Addressing
From Stack	From			
NZCIDV	NZ			Operation: P   PC
7.			Return from interrupt	

6	-	6	RTS	Implied
_	Bytes	Code	form	mode
<b>№</b>	No.	OP	Assembly language	Addressing
1 1	1			
NZCIDV	NZO		-1-PC	Operation: PC  , PC+1—PC
			Return from subroutine	KIS

SBC Subtract m Operation: A-M-C-A Note: C=Borrow	ract memory f -A borrow	Subtract memory from accumulator with borrow -C-A C=Borrow	ith borrow	N Z	NZCIDV
Addressing	Assem	Assembly language	OP	No.	No.
mode		form	Code	Bytes	Cycles
Immediate	SBC	#Oper	E9	2	2
Zero Page	SBC	Oper	E5	2	<b>د</b> ن
Zero Page, X	SBC	Oper, X	F5	2	•
Absolute	SBC	Oper	ED	Ų.	+
Absolute, X	SBC	Oper, X	Fυ	u	÷
Absolute, Y	SBC	Oper, Y	F9	ىپ	•
(Indirect, X)	SBC	(Орег, Х)	E	2	6
(Indirect), Y	SBC	(Oper), Y	F	2	<u>ن</u>

Add I when page boundary is crossed.

Assembly language form SEC	Assembly language OP form Code	ssembly language
	OP Code	ا ح عا

-	F8	SED	Implied
No. Byles	OP Code	Assembly language form	mode
NZCIDV			Springer, 1—12
	oct decimal mode		Operation: I_D

implied	nedressing	n: 1—1
SEI	Assembly language form	Set interrupt disable status
78	OP Code	
-	No. Bytes	- Z
2	No. Cycles	SEI NZCI DV

TA  Decration: A—M	Store accur	Store accumulator in memory		- Z	NZCIDV
ode	Assembl	Assembly language	Code	No.	₹ ≥
	1.		Cour	Djes	Such
cro rage	SIA	Oper	85	2	
cio rage, A	STA	Oper, X	95	2	
OSCILLE CONTROLL	STA	Орег	8D	، دد	
psolute, X	STA	Oper, X	9	، دم	n .
osolute, Y	STA	Oper Y	8	<b>3</b> (	
ndirect, X)	STA	Or Y	9 (		
ndirect). Y	v.L.s		91	2	6
	VIC	(Oper), Y	91	۲,	5

Addressing	Assem	Assembly language	OP Code	No. Bytes	No. Cycles
7 arr. Page	X.I.S	Oper	86	2	3
Zero Pave. Y	X.LS	Oper, Y	98	2	+
A	X.I.S	Орег	8E	cu	+

Addressing	Assem	Assembly language	OP Code	No. Bytes	No. Cycles
The state of the s	Art. 3			اد	
Zero Page. X	YTS	Oper, X	94	2	<b>-</b>
0	YIS	Oper	80	w	+

2	-	*	XAT	Implied
Cycles	Bytes Cycles	Code		mode
No.		0P	Assembly language	Addressing
NZCIDV	NZC			Operation: A—X
IAX			Transfer accumulator to index X	

Addressing mode

Operation: X—S

Transfer index X to stack pointer

Implied

TXS

9A OP Code

Assembly language form

No. Bytes

No. Cycles

TXS

Code Bytes Cycles		
		mode
OP No. No.	Assembly language	Addressing
11		1
NZCIDV		Operation: A-Y
	Transfer accumulator to index Y	TAY

Operation: S—X	Transfer stack pointer to index X	1	TSX NZCIDV	TSX
Addressing mode	Assembly language Jorm	OP Code	No. Bytes	No. Cycles
Implied	XS.I.	ВА	-	
Operation: X—A	Transfer index $X$ to accumulator		TXA NZCIDV	TXA
Addressing mode	Assembly language Jorm	OP	No. Bytes	No. Cycles
Implied	TXA	8A	-	-

### ORA—(Indirect, X) ### ORA—(Indirect, X) #### ORA—(Indirect, X) ##### ORA—(Indirect) ####################################	00 -BRK
14 -Future Expansion 15 -ORA—Zero Page, X 16 -ASL—Zero Page, X 16 -ASL—Zero Page, X 17 -Future Expansion 18 -CLC 19 -ORA—Absolute, Y 1A -Future Expansion 1B -Future Expansion 1C -Future Expansion 1D -ORA—Absolute, X 1E -ASL—Absolute, X 1F -Future Expansion 20 -JSR 21 -AND—(Indirect, X) 22 -Future Expansion 23 -Future Expansion 24 -BIT—Zero Page 25 -AND—Zero Page	13 -Future Expansion

8 -PLP 9 -AND—Imm A -ROL—Accu B -Future Expa C -BIT—Absol C -BIT—Absol D -AND—Absol E -ROL—Absol E -ROL—Expa J -Future Expa J -Future Expa J -Future Expa J -AND—Zero F -Future Expa J -ROL—Zero F -Future Expa J -ROL—Absol C -ROL—Zero F -Future Expa J -ROL—Absol J -AND—Absol J -AND—Absol J -ROL—Absol J -ROL—Absol J -ROL—Absol J -Future Expa J -Future	6 -ROL— 7 -Future
---	----------------------

```
64 -Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     63
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       61 -ADC-(Indirect, X)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         5F -Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                5B -Future Expansion
                                                                                                                                                                                                                                                                                       6D-ADC-Absolute
                                                                                                                                                                                                                                                                                                        6C -JMP-Indirect
                                                                                                                                                                                                                                                                                                                          6B -Future Expansion
                                                                                                                                                                                                                                                                                                                                           6A -ROR—Accumulator
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           60 -RTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              5D -EOR-Absolute, X
                                                                                                                                                                                                                71 -ADC—(Indirect), Y
                                                                                                                                                                                                                                                  6F -Future Expansion
                                                                                                                                                                                                                                                                      6E -ROR—Absolute
                                                                                                                                                                                                                                                                                                                                                            69 -ADC--Immediate
                                                                                                                                          75 -ADC—Zero Page, X
                                                                                                                                                           74 -Future Expansion
                                                                                                                                                                                                                                    70 -BVS
                                                 7A -Future Expansion
                                                                     79 -ADC-Absolute, Y
                                                                                                     77 -Future Expansion
7D -ADC—Absolute, X
              7C -Future Expansion
                                 7B –Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       -Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    . –Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     -EOR-Absolute, Y
                                                                                                                                                                                                                                                                                                                                                                                            -Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                 -ADC-Zero Page
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  -Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     -Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             -LSR-Absolute, X
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        CLI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         -LSR-Zero Page, X
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -EOR-Zero Page, X
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -Future Expansion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              -Future Expansion
                                                                                                                                                                                               -Future Expansion
                                                                                                                         -ROR-Zero Page,
                                                                                                                                                                                                                                                                                                                                                                                                               -ROR—Zero Page
                                                                                                                                                                              -Future Expansion
```

```
8
                         88
                                   85
                                86
                                      84
```

A7 -Future Expansion A6 -LDX-Zero Page A5 -LDA-Zero Page A4 -LDY-Zero Page A3 -Future Expansion A2 -LDX-Immediate Al -LDA-(Indirect, X) 9F -Future Expansion 9E -Future Expansion 9D -STA-Absolute, X All -LDY-Immediate 9C -Future Expansion 9B -Future Expansion 91 -STA-(Indirect), Y 8E -STX-Absolute 8D -STA-Absolute 8B -Future Expansion 8A -TXA 89 -Future Expansion -STA-Absolute, Y -Future Expansion -STA-Zero Page, X -Future Expansion -Future Expansion -STX-Zero Page, Y -STY-Zero Page, X -BCC -Future Expansion -Future Expansion -STY-Absolute -STY-Zero Page -Future Expansion -DEY -STX-Zero Page -STA-Zero Page -Future Expansion -Future Expansion -STA-(Indirect, X) -Future Expansion -RUK-Absolute, X

A9 -LDA—Immediate D5 -CMP—Zero Page, X D4 – Future Expansion D3 – Future Expansion D2 -Future Expansion DI -CMP-(Indirect), Y DW-BNE CF -Future Expansion CE-DEC-Absolute CD-CMP-Absolute CC-CPY-Absolute CB-Future Expansion CA-DEX C9 -CMP-Immediate C7 -Future Expansion C5 -CMP-Zero Page BB-Future Expansion C8 -INY C6 -DEC-Zero Page C4 -CPY-Zero Page C3 -Future Expansion C2 -Future Expansion Cl-CMP-(Indirect, X) BF -Future Expansion BE-LDX-Absolute, Y C# -CPY-Immediate BD-LDA-Absolute, X BC-LDY-Absolute, X BA-TSX B9 -LDA-Absolute, Y B7 -Future Expansion B6 -LDX-Zero Page, Y B5 -LDA-Zero Page, X B4 -LDT-Zcro Page, X B3 -Future Expansion B2 -Future Expansion BI -LDA-(Indirect), Y AF -Future Expansion AE-LDX-Absolute AD-LDA—Absolute AC-LDY-Absolute AB-Future Expansion AA-TAX

EB -Future Expansion EC -CPX-Absolute ED -SBC-Absolute EE -INC-Absolute	EF -Future Expansion FØ -BEQ F1 -SBC—(Indirect), Y F2 -Future Expansion	F3 -Future Expansion F4 -Future Expansion F5 -SBC—Zero Page, X F6 -INC—Zero Page, X	F7 -Future Expansion F8 -SED F9 -SBC—Absolute, Y FA -Future Expansion	FB -Future Expansion FC -Future Expansion FD -SBC-Absolute, X FE -INC-Absolute, X FF -Future Expansion
D6 -DEC—Zero Page, X D7 -Future Expansion D8 -CLD D9 -CMP—Absolute, Y	DA-Future Expansion DB-Future Expansion DC-Future Expansion DD-CMP-Absolute, X	DE-DEC—Absolute, X DF-Future Expansion EØ-CPX—Immediate EI-SBC—(Indirect, X)	E2 -Future Expansion E3 -Future Expansion E4 -CPXZero Page E5 -SBCZero Page	E6 -INC—Zero Page E7 -Future Expansion E8 -INX E9 -SBC—Immediate EA-NOP

